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I
PREFACE
In the manufacturing (or Research and Development) of today's
integrated circuits, a large majority of the time seems to be given to
the technical advancement and performance of a device over a
competitors device. The on-going struggle is to produce the fastest
chip using the smallest (and densest) geometries with the lowest
power. New and novel circuits are born every day to perform a
function never implemented before.
To be the first to demonstrate a technology is certainly
desirable for many reasons. One is that it becomes a very powerful
marketing tool because the general public perceives the company
with initial device announcement as being the best. Another reason
is that the device becomes the reference standard for all future
generations.
But what if you cannot fabricate this device with the yields
necessary to deliver at a cost effective rate? Unless you have a
captive market and are not subject to competition, or the number of
units to be delivered is low, this is a very serious question.
Unfortunately, the question is answered many times when delivery
time lines have slipped and large investments have been made
trying to produce the device. Wouldn't it have been nice if detailed
process capabilities and limitations were known at the time of device
conception? To know what the processing lab was capable of doing
in the past is not beneficial (assuming a continual increase in
fabrication quality exists in the lab). The point which I present is
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that as much attention needs to be focused on the manufacturing
ability of a design at the early stages of device conception. To
determine the manufacturing ability of a fabrication facility requires
process control and yield data from whatever means possible. It is
the topic of 'process control' which this thesis targets.
Before I jump into and address these issues, I would like to
define the following terms which will be referenced throughout this
report.
PROCESS - The series of fabrication steps required to define
integrated circuits.
PROCESS AREAS - The areas responsible for the fabrication of a
circuit such as Furnace, Clean, Lithography, Metalization, Ion
Implantation and Etching.
RUN - A group of device wafers processed at the same time with the
same process throughout the time of fabrication.
PROCESS CONTROL - The techniques used by the process areas during
fabrication to evaluate and quantify processing steps. An
example might be to insert a virgin wafer called a 'control' into
a furnace during an oxidation and then analyzing the 'control'
for thickness and refractive index using ellipsometry. This
data is then assigned or associated to that run.
PROCESS YIELD - The fraction of wafers meeting the designed
specifications at a given processing step.
in
A study was subsequently launched to (1) evaluate present
process control techniques, (2) find out what could be done to
improve those techniques and (3) to determine a vehicle in which to
evaluate process capabilities without actually having to make a
device (which will become important as explained later). Surveys
were conducted of process engineers at a fabrication facility to
determine which critical parameters were necessary to monitor and
control that would indicate current process quality. From these
discussions, it was determined that interactions between processing
steps are equally important. Current techniques of process control
were analyzed along with their effectiveness in describing actual run
parameters as well as projecting process limitations and yields.
It was deduced that an electrically testable
'test'
chip was
necessary that would require very short processing times and was
capable of generating data that isolated and quantified key
processing parameters and interactions. It was also determined that
careful thought as to the layout and selection of test structures would
be required to make evaluation and testing quick, yet conclusive to a
wide assortment of process materials and variations.
The following document describes, in detail, the steps and
factors that went into designing the test chip. Included are the
design tools used, the reticle and mask making (and formats used),
fabrication of three different processes for evaluation, test system
and testing algorithms, an analyses of the data, and a conclusion of
IV
this concept of process control. Lastly, a brief word on future work
in this area as well as some after thoughts on the ideas presented.
The main thrust of this document is towards MOS based
processing. Bipolar processing, however different, still uses the same
processing equipment and basic physical properties as does MOS and
thus, when talking process control, really applies to both
technologies.
ABSTRACT
A procedure for determining process control and yield
prediction is presented which primarily serves to evaluate the
quality and repeatability of critical fabrication steps, but also serves
to quantify process capabilities and limitations for future design
considerations. This can be accomplished through the use of a
specially designed test chip. The test chip is designed for use in
determining the process control and fabrication capability of the
Microelectronic Engineering Department's fabrication lab of Rochester
Institute of Technology.
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I - INTRODUCTION
Many process control techniques involve the use of
'controls'
which are usually unpatterned virgin wafers inserted into a run
before various processing steps. These controls are then evaluated
using the appropriate test techniques and the derived process
parameters are then reported as synonymous to the run they were
associated with.
The problem with this technique is that many times the control
does not accurately reflect the actual device parameter. In the case
where a gate oxide is grown over a previously grown gate (as is
common in CCD devices), a bare silicon 'control' will not represent the
final thickness on the device and thus, the measurement now
becomes a relative quantity rather than an absolute quantity. What
is meant by a relative quantity is that at some time a correlation
must be made between the measured control and what actually
ended up on the device. This correlation is what determines where
process control stands. Many of these
'controls'
are measured using
optical or non-contact methods, (i.e. ellipsometry, optical line width
monitors, etc) which can be accurate for some aspects of the device
but unfortunately give no insight as to the electrical characteristics.
Electrical characteristics, after all, are the only quantities that
determine if the device is going to function properly or not.
'Controls', in general, are still extremely useful and should always be
used because they offer rapid information feedback to process
engineers and can detect relative changes from previous
performance.
Another technique of process control and yield prediction is to
evaluate parameters on finished device wafers. Granted, this is the
most accurate form of process control, but forces process engineers to
wait for the run to complete processing to before receiving feedback.
Process errors and deficiencies can go undetected for long periods of
time before being discovered and corrected. This means that runs
passing an errant or deficient step in the meantime are likely to have
similar problems and could possibly be ruined.
So there seems to be a discontinuity of process control between
having rapid feedback with little or no electrical content (and
sometimes questionable values) from 'controls', and accurate
electrical characterization with long lead times from finished device
wafers. The test chip approach to routine process control attempts to
bridge this discontinuity by combining the desirable traits of rapid
feedback with electrical characterization.
II - LITERATURE SEARCH
How does one go about determining what to put on this in-
process control test chip, considering all the variables and processes
involved in making an integrated circuit (IC)? To start with, a
survey was conducted of process engineers at a fabrication facility.
The survey consisted of gathering first hand information of the key
components of IC fabrication and what was most important to
control. Table t6 found in Appendix A is a list of many of the
comments received along with the current routine control tests
performed as well as comments from others1,2.
It was somewhat surprising to see how much visual, non
electrical, and otherwise qualitative or manual type testing is
performed to determine eventual device performance. Many of
these parameters could be easily quantified and characterized from
properly designed test structures. Routine visual inspections are
effective in detecting only gross defects and are not easily or
accurately quantified. Some tests, such as ellipsometry, contain no
electrical content and do not reflect future processing effects on the
film. Electrical characterization can determine much more
information about a process step or steps that would be otherwise
'invisible'
to optical or visual type tests. Other tests such as four
point probe mapping (which is an electrical test) has significantly
improved process control but still has difficulty measuring low dose
materials.
It was identified that several degrees of measurement
sampling would be necessary in order to clearly monitor process
parameters on the test chip. Process engineers were not comfortable
with limited or single point measurement samples and, in general,
the more data points the better. The type of sampling discussed here
is chip to chip, wafer to wafer and run to run (or as a function of
time) samplings. To oblige with these types of concerns would most
certainly involve some sort of automatic data gathering system.
It was also identified that a series of varying feature sizes of
appropriate test structures would be beneficial in determining the
lateral dimension of processing. An example of this is designing a
series of contact hole size test structures above and below the
current design rule limit. This would provide valuable information
for future design considerations and provide a scale with which to
gauge process capabilities over time.
Once key issues of process control were identified, the difficult
task of designing a system that would effectively characterize
processes without long lead times could start. It is called a system
because many different disciplines would be required to make these
ideas work. Disciplines such as IC design and layout, processing,
testing and failure analysis would all have to work together in order
for this concept to be effective. The sequence of (1) fabricate the test
chip, (2) test the device and (3) analyze/record data must be
completed in a minimal amount of time yet provide accurate and
conclusive results.
A literature search of suitable test structures and algorithms
commenced. A criteria for the selection of appropriate test
structures was established based on the previous discussions. These
included that the test structure must:
1) Require no more than three masking steps. This limits the
amount of processing steps and thus limits the time required
for completion at the expense of increased characterization. No
attempt is made to make a transistor.
2) Not require extremely sensitive or sophisticated (and therefore
expensive) test meters and equipment. By keeping test
parameters within easily obtainable levels insures that
measurements are repeatable and conclusive.
3) With the exception of capacitance measurements, all
measurements must be DC in nature. This limits the amount
and kind of equipment necessary for test and also means that
structures can be easily automated.
4) Require no more th n four I/O (input or output) pins plus
substrate for test. This number was selected primarily because
one test structure requiring a very large area was desired. The
test pads (or probe pads) should be large and their layout
should be consistent with all test structures so that a single
probe placement could be used.
5) Be consistent with the capabilities and technologies of the RIT
Microelectronic Department's fabrication facility (namely the 4-
Level PMOS Process3).
One of the first and foremost electrical test structures for
determining process control has to be the MOS capacitor. The use of
MOS capacitors for evaluating and characterizing MOS processes has
been around since the conception of the field effect devices. The
evolution of the MOS capacitor as an analytic tool may have started
from the work of Terman4, who from the suggestions of Moll,
investigated the effects of surface and interface states (from a new
solid state device he called the MOS diode) using the capacitance-
voltage (CV) relationships of the device. As the MOS and Bipolar
oologies grew, CV analysis of MOS capacitors played an
important role in the understanding and advancement of these
technologies. The number of tests and parameters that can be
extracted from MOS capacitors reveals just how powerful a test tool
the device can be5'6,7. It was also preferred to do CV tests because of
their non-destructive nature over others that were destructive.
There were still difficulties in using these tests, however, because the
theory used to derive parameters consisted of complicated
algorithms and many times required data extraction from curve
plots. Today, with the introduction of inexpensive (but powerful)
computers and instrumentation, CV testing algorithms can be
performed with a large degree of accuracy, efficiency and
repeatability8,9'10. Some of the most commonly used forms of CV
analysis used in routine process control are (1) high frequency CV
plotting for determining oxide thickness, fixed oxide charge,
substrate doping, threshold and flat-band voltage etc.5-6, (2) CVBT
tests for determining mobile ion contamination5 '9'n, (3) CT or carrier
lifetime plotting for heavy metal contamination and surface
states5-12'13'14, and (4) dopant profiling of the substrate15-16.
Another useful electrical test structure that can be easily
fabricated and quickly evaluated is the cross sheet resistor or van
der Pauw test structure. In the late 1950's, van der Pauw introduced
his concept of measuring the sheet resistance of an arbitrarily
shaped disc17. This theory has allowed for the determination of film
conductivity for a wide range of materials and conductance levels to
a certain degree18. The evolution of this measurement led to the
development of the electrical line width test structure which has now
been widely used for many years. By knowing the sheet resistance
of a conducting line, the line width of that line may be determined19,
which when coupled with an automatic data gathering system, allows
for a powerful tool in evaluating lithographic/etching performance.
Shorting mechanisms and line width continuity, whether intra-
level or inter-level are particularly useful to know because they
often determine a large component of yield. Various test structures
have been designed to quantify these shorting mechanisms and
evaluate design rule limitations20*21'22*23 (among many) and usually
incorporate some form of serpentine or comb test structures.
Serpentine and comb test structures determine intra-level shorting
mechanisms - the serpentine looks to see if line width can be
maintained in the presence of topography or planar conditions while
comb test structures evaluate spaces in the presence of topography
or planar conditions. Two different levels of conducting layers (one
could be the substrate), in assorted configurations, determine inter-
level shorting mechanisms of the layers.
Structures such as contact holes with varying contact sizes
serves to determine via and contact technology21,23, by simply
evaluating whether current will flow through two conducting levels
contacted by a lithographically defined via region. Configuring a
contact hole as a four terminal contact resistor (much like a cross
resistor but with two different conducting levels) allows the
measurement of contact resistance between the two levels24.
PN junctions or diodes, which are used in every integrated
circuit, have long been modeled, characterized and documented25'26.
Diode tests determine the ability of a process to make good PN
junctions by characterizing features such as (1) the diode doping,
which can be determined from van der Pauw tests, (2) the contact
resistance between the diode and the contacting conductive material,
which can be determined from the contact resistance test structure,
(3) reverse breakdown voltage, (4) forward dynamic resistance and
(5) threshold voltage. Items (3), (4) and (5) can be determined on
any structure that is capable of making contact to both sides of the
PN junction.
Also of great benefit is the ability to electrically determine
photolithographic alignment or registration errors between two
levels using devices such as bridge structures. The investigation of
these structures was intentionally omitted for this project, however,
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due to it's inconsistency with the RIT process capability and that of
the test chip.
Ill INTEGRATED CIRCUIT EDITOR (ICE)
The design phase of the project begins with ICE27. ICE is a
computer aided design (CAD) tool residing on RIT's VAX central
computer network. ICE consists of a user definable workspace area
in which a circuit is drawn out on. The test chip uses the maximum
5000uM x 5000uM grid for layout. The layout is accomplished by
'drawing'
rectangles of differing colors (representing the different
masking levels) of the appropriate size and position. These
rectangles eventually define the patterning of films on wafers into
the desired integrated circuits. Maximum drawing resolution of ICE
is luM and is limited to rectangular shapes. Alignment keys and
resolution (or reference) patterns are placed on each level at this
time also to provide assistance during fabrication. The files
generated for the test chip can be found in the RIT Microelectronic
Engineering Department's MICROLIB account in the sub-directory
EJM3561.
A total of five masks were designed that targeted three key
areas of fabrication of the 4-Level PMOS process. Namely, these
include Process 1 - conductors on insulators on silicon (one masking
step), Process 2 - conductors on etched back insulators on silicon
(two masking steps), and Process 3 - diffusions or ion implants into
the substrate and contacts (three masking steps). The five mask
levels that were identified to accomplish this were labeled as 1 -
METAL, 2 - OXIDE, 3 - CC (contact), 4 - DIFF (diffusion), and 5 -
EXTRA (a second metal mask). Since the RIT IC lab was to be the
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fabrication facility of choice for the project, a lOuM design rule limit
was agreed upon. This did not mean that all line widths and spaces
would be lOuM or larger, but rather this would be a point at which
yield would be evaluated above and below the design rule limit.
1 1
IV - MASK MAKING
Once layout is complete, each level is converted into
'MANN'
files (the format used by the MANN mask making equipment) which
are ASCII (American Standard Code) representations of the XY
coordinates of each rectangle drawn in ICE. These files are converted
to ticker tape format using a Teletype terminal interfaced to the VAX
computer where the ICE drawings were constructed.
The ticker tape can then be read by the MANN 3000 Pattern
Generator. The pattern generator creates master reticles that are ten
times absolute drawn dimensions on ICE. Master reticles are high
resolution photographic glass plates that are exposed on a
programmable XY stage according to the data on the ticker tape and
then developed. Exposure and XY travei . both controlled by the
MANN 3000.
The master reticles used for the test chip were IMTEC POL-
EDGED H.R.P. HIGH RESOLUTION PLATES TYPE 1A and measured
3x3x.06" in dimension. A positive or 'normal' developing process is
used for all master reticles. A descripric f the developing process
and mask making settings are included in Appendix B. In addition, a
set of 'fudicial
marks'
were exposed on each master reticle for
photorepeating.
The photorepeating procedure accomplishes two tasks. The
first is that the lOx reticle is reduced to lx size or actual drawn ICE
dimensions. This is obtained by aligning the post-developed master
reticle using the 'fudicial
marks'
and focusing the reticle images onto
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another photosensitive glass plate which eventually becomes the
photolithographic mask for IC patterning and exposure. The
photorepeater used was the MANN 3000 photorepeater. The mask
plates used were IMTEC POL-EDGED HIGH RESOLUTION PLATES TYPE
1A measuring
4x4x.06" in dimension. The second task repeats the
above process over and over again except in different unexposed
areas. This is accomplished by an automatically controlled XY stage
(which holds the mask) and exposure trigger which are all user
defined. The result is a grid of perfectly repeated and non-
overlapping exposures of the reduced lOx reticle. See Appendix B
for details.
It was predetermined that positive lithography would be used
to fabricate the test chip because that was the lithographic process
most widely used in the RIT lab. Since the developing of masks is
determined by the type of lithography used (positive or negative),
some masks were developed positive (normal) or negative
(reversed). See Appendix B for details.
The actual mask dimensions (after the mask making
procedure), as measured on a Nanometrics Nanoline line width
measuring system, versus ICE drawn dimensions are included in
table tl. Measurements were made using the resolution charts
which will be explained later. Notice that the three masks developed
with the
'reverse'
processing (OXIDE, METAL, EXTRA) all have line
widths that are lower than designed whereas the two masks
developed 'normal' (CC, DIFF) had line widths that were larger than
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designed. Even though the masks are not exactly as desired, this
study will consider all results as if the mask dimensions were as
designed to avoid significant complexity and confusion in evaluating
data. Conclusions will, however, summarize the effects of these
discrepancies where appropriate.
Mask ICE Size Mask Size
OXIDE 2uM 1.3uM
6uM 4.5uM
lOuM 8.3uM
METAL 2uM
6uM 4.2uM
lOuM 7.4uM
DIFF 2uM 3.3uM
6uM 6.8uM
lOuM 11.2uM
CC 2uM 3.3uM
6uM 6.2uM
lOuM 10.4uM
EXTRA 2uM 1.6uM
6uM 5.0uM
lOuM 8.7uM
Table tl - Mask Dimensions
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V - TEST STRUCTURES
The following section describes the selected test structures
included on the test chip and an explanation of what their purpose is.
The design considerations that went into the finalized design are
stated and explained here also. Particulars such as ICE filenames,
test type (optical or electrical), the process number activating the
test structure and the parameters generated by the test (as found in
the test programs) are listed. The methods of test and testing limits
of the parameters due to design or measurement limitations will be
discussed in Section IX under Test Programs.
(1) - PROBE PADS
Purpose - Determine the fixed size and spacing of probing pads
in which electrical stimuli are applied and measurements are made
for all electrically testable structures as seen in Figure fl.
ICE file(s): bondpad.cif
Test structure(s): None
Test type: None
Process: 1,2,3
Test parameter(s): None
The size of the probe pads are large (lOOuM x lOOuM) which
reduces the risk of probing failures28. Spacing between the pads are
also large to allow room for test structure layout. The number of
pads (four) was chosen to allow for testing of a large group of square
capacitors in which the contact is made at the four corners and to
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allow for easier manual probing capability. This layout is maintained
throughout the design so that a generic test system setup may be
used to characterize all electrical test structures. Numbering of the
pads is also shown.
100uM 100uM
100uM
iOCuM 300uM
300uM
Figure fl - Probe Pads
(2) - ALIGNMENT MARKS
Purpose - To align masks during photolithographic exposure
steps as seen in Figure f2.
ICE file(s):
Test structure(s):
Test type:
Process:
Test parameter(s):
ccmark2.cif, difmrk2.cif, difmrk3.cif
exmrk3.cif, metmrkl.cif, oxmrkl.cif
None
Optical
2,3
None
The alignment marks used were identical in form and size to
those found in the RIT MICRO.LIB macros3. Their size and shape are
such that masking levels are easily aligned even if line widths or
16
etching are out of control. Small marks are made nearby to assist the
user in aligning the correct mask to the correct process. There are no
alignment marks in process 1 (because it is only one masking step),
one set in process 2 between the OXIDE and METAL masks, and two
sets in process 3 between CC and DIFF masks and between EXTRA
and DIFF masks.
"* 108 jM ?
12uM t
, 2
I
o
IU 12uM
12uM
MASK LEVEL N MASK LEVEL N+1
Figure f2 - Alignment Keys
(3) - RESOLUTION CHARTS
Purpose - To provide assistance to the process engineer during
photolithographic and etching steps to optically determine line width
and patterning as shown in Figure f3.
ICE file(s):
Test structure(s):
oxideres.cif, ccres.cif, diffres.cif
extrares.cif, metalres.cif
None
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Test type: Optical
Process: 1,2,3
Test parameter(s): None
Each of the five masking levels has a pair of resolution charts
to optically gauge photoresist patterning and etching performance
during processing. Although these charts are non-electrical tests,
they are useful as a quick check during processing. They consist of 2,
4, 6, 8 and lOuM lines and spaces running in both X and Y directions
to evaluate any possible orientation effects. Each line width in the
series consists of four legs of which two of the legs are extended
beyond the others to observe the effect of lithography or etching
performance to proximity geometries - sometimes called a
'loading'
effect.
io
CO
2 4 8 10
Figure f3 - Resolution Charts
(4) - VERNIERS
Purpose - To assist the process engineer during photoresist
patterning to optically gauge alignment accuracy as seen in Figure f4.
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ICE file(s): verccxO.cif, verccxl.cif, verccyO.cif
verccyl.cif, verdiffx.cif, verdiffy.cif
verextx.cif, verexty.cif, vermetx.cif
vermety.cif, veroxx.cif, veroxy.cif
Test structure(s): None
Test type: Optical
Test parameter(s): None
Verniers are similar in function as alignment marks except that
they provide a visual measure of alignment accuracy. They consist
of two parts which I will call the right hand side (RHS) and the left
hand side (LHS) as seen in f4. The RHS or clear section reside on the
masking level after the mask level of the LHS or shaded section. The
LHS consists of lOOuM x lOuM lines that are equally spaced lOuM
apart. A tab is placed at the center line (CL) for user registration
purposes. The RHS consists of identical lOOuM x lOuM lines but are
spaced equally by lluM. The CL of both sections are drawn in ICE to
be perfectly aligned. The way the test structure works is that, with
perfect alignment during processing, the two CL's should line up
exactly and is read as OuM misalignment. If there is exactly luM of
misalignment, then the line indicated as -i-luM (or -luM depending
on direction) will be perfectly aligned with the line above (or below)
the LHS section's CL and is read as +luM (or -luM) misaligned. Both
X and Y verniers are included at each appropriate masking level.
Resolution of luM was chosen because of ICE resolution limitations.
With X and Y misalignment values, it is possible to generate 2
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dimensional vectors to describe wafer or die-die variability provided
you have the time and desire to map this out manually. There are no
verniers for Process 1 (only one masking step), one set for process 2
between the OXIDE and METAL masks, and three sets for Process 3
between CC and DIFF masks, between EXTRA and DIFF masks and
between CC and EXTRA masks.
100uM
-*~4-
100uM
o o
c c
Hi
2
(0
3 +3uM
1 +2uM _ _
1 +1umE |
3 0 uM-g =
3 -1uMS m
3 -2uM
Mask level n Mask level n+1
J -3uM
_ + + +
OJ INJ -* -* M OJ
c c c c c c c
2 S 2 S 2 2 2
Figure f4 - Verniers
(4) CAPACITORS
Purpose - Capacitors are used to determine a large number of
parameters related to metal, oxide and silicon (MOS) behavior and
properties. See Figure f5.
ICE file(s):
Test structure(s):
Test type:
caps.cif
CAP1, CAP2
Electrical
20
Process: 1,2,3
Test parameter(s): Fcapl_200, Fcapl_400, Fcapl_600
Fcapl_800, Fcap2_200, Fcap2_400
Fcap2_600, Fcap2_800, Toxl, Tox2
Delta_tox, Defect_density
(Other parameters determined during
CV testing are found in Appendix C)
There are four capacitors measuring 200 x 200uM, 400 x
400uM, 600 x 600uM and 800 x 800uM. Their layout is such that
the same probe card or probe spacing can be used as all the other
test structures. The sizes of the capacitors were chosen for two
reasons. The first is that sufficient area is required to make
capacitance measurements reliably - too small a capacitor can result
in difficult capacitance measurements (which will also be dependent
on oxide thickness). On the other hand, too large a capacitor area can
result in enough oxide leakage current to cause measurement errors
due to oxide pinholes or the inability of the capacitor to 'track' the
small AC signal generated by the capacitance meter at a given
frequency. Process 1 uses two sets of these capacitors but only one
set is tested automatically - the other is extra. Process 2 uses two
sets also, of which one set is used to monitor an etched oxide and the
other is used to monitor the unetched oxide (see Section VII -
Process Descriptions). Process 3 uses only one set of capacitors.
The amount of useful and relevant process parameters that can
be generated from capacitors is extensive. Appendix C contains the
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theory and algorithms used to deduce the various parameters of this
study.
Oxide breakdowns on capacitors are used to determine the
voltage at which the oxide passes current. The field breakdown,
which is defined as the breakdown voltage divided by the oxide
thickness is reported to incorporate the effect of oxide thickness.
This value is useful in determining safe operating voltages as well as
reliability. With the varying capacitor sizes, a study of area versus
breakdown can be analyzed which, with enough samplings, one can
determine minimum pinhole densities. Minimum pinhole densities
are defined as the percentage of capacitors that have less than
2MV/cm breakdown field divided by the area of the given capacitor.
It is termed 'minimum' density because more than one defect could
lie beneath a single capacitor. Area/perimeter ratios versus
breakdown voltage can help determine where on a capacitor
breakdown may be occurring (corners, centers etc.).
CV or capacitance versus voltage plots (of which their are many
different varieties) of MOS capacitors are extremely useful in process
control and are widely used in the industry. These plots can
determine such parameters as oxide thickness, flat-band and
threshold voltages, fixed oxide charge, mobile ion and heavy metal
contamination, doping profiles, minority carrier lifetimes and others
(see Appendix C). These plots allow the process engineer to evaluate
the MOS process as a whole as well as determine various qualities of
the metal, oxide or silicon separately. They do, however, sometimes
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require apparatus in addition to a capacitance meter (such as light
tight fixtures, temperature chucks etc.). Because of the nature of CV
testing, automated test algorithms must contain extensive error
checking and error recovery. For this study, a separate automatic
(non-stepping) test system was used to determine CV behavior and
is described in Section VIII- Test Systems. Within the DC Automatic
Probing Test System, oxide thickness tests are incorporated and
described in Section VIII also.
200 x 200uM
Figure f5 - Capacitor Test Structure
(6) van der PAUW
Purpose - To measure the sheet resistance of a conducting
material as shown in Figure f6a and f6b.
ICE file(s):
Test structure(s):
vdpw60.cif, vdpw20.cif
VDPW1, VDPW2
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Test type: Electrical
Process: 1,2,3
Test parameter(s): Sheet_rhol, Sheet_rho2
The test chip contains two versions of these test structures.
Many considerations are taken into account when using or designing
the van der Pauw such as symmetry, joule heating, photovoltaic
effects and bulk, surface and oxide leakage currents18. The test
structure consists of four symmetrically oriented legs which are
joined in the center. The measurement is made such that a current
(I) is passed through one adjacent pair of legs while the voltage
difference (V) is measured between the other pair. The sheet
resistance is determined from theory17 to be:
Rs = 4.53V/I [ohms/square] [1]
The dimensions of the two van der Pauw test structures follow ASTM
standards18. These standards are such that Bm>=6Dm, Am>=5Xj and
Cm>=5Xj (where Xj is the junction depth if applicable) as defined on
the masks and as seen in f6a and f6b. Bm is the distance between
the current carrying pads and the voltage sensing pads while Cm is
the physical distance between the voltage sensing pads. These
dimensions help minimize the possible errors due to the design
considerations listed earlier. Because the van der Pauw is a
potentiometric test, measurements are insensitive to contact
resistance at the current carrying and voltage sensing contacts.
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.Am Em Cm. Dm
VDPW1 20uM 60uM lOOuM lOuM 60uM 0.333 0.167 2.0
VDPW2 180uM 360uM lOOuM 20uM 20uM 9.000 1.000 9.0
Table t2 - van der Pauw Test Structure Dimensions
van der Pauw 1 van der Pauw 2
Figure f6a Figure f6b
(7) ELECTRICAL LINE WIDTH
Purpose - To determine the line width of conductors by
electrical means as seen in Figure f7a and f7b.
ICE file(s):
Test structure(s):
Test type:
Process:
Test Parameter(s):
lw30-100.cif, lwl5-1000.cif
Linewidth 1, Linewidth2
Electrical
1,2,3
lw30_100, lwl5_1000
Many of the design considerations are the same as found in the
van der Pauw test structures because it is a similar type
potentiometric test. In particular, ASTM standards dictate that
Wm>=3Dm, Bm>=2Wm, Am>=5Xj and Cm>=5Xj as shown in f7. By
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knowing the actual drawn mask dimensions, one can then deduce
from the measurement the amount of lithographic and etching
effects on line widths. The measurement is made such that a current
(I) is passed through the two current carrying legs (labeled II and
12) while the voltage difference (V) is measured between the two
voltage legs (labeled VI and V2). The line width can then be
calculated by first knowing the sheet resistance measured from the
van der Pauw. From theory19:
W,iewidth = RsLmI/V [uM] [2]
and
W delta = Wmask - Wiinewidth [uM] [3]
where: Wunewidth
Rs
W delta
" mask
=> Electrical line width [uM]
Sheet resistance [ohms/square]
Distance between voltage tabs [uM]
Overetch or out-diffusion [uM]
Mask drawn line width [uM]
The lwl5_1000 line width test structure, as seen in f7b, has a much
longer current carrying path to follow than the lw30_100. This is to
allow for measurements of very low resistance materials (such as
aluminum lines) by allowing for a higher voltage drop between the
two voltage measuring nodes.
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AID Bm Cm Dm Wm Lm # squares between VI. V2
Linewidth 1 30uM 65uM lOOuM lOuM 30uM lOOuM 3.333
Linewidth 2 85uM 25uM 141uM 5uM 15uM lOOOuM 66.667
Table t3 - Line Width Test Structure Dimensions
Wm
Am
Linewidth 1
Figure 7a - LW30_100
Linewidth 2
Figure 7b - LW15.1000
(8) - SERPENTINES
Purpose - Serpentine test structures are used to evaluate the
ability of a process to make conducting lines as seen in Figure f8.
ICE file(s):
Test structure(s):
Test type:
Process:
Test Parameter(s):
serp5.cif, serplO.cif, serpl5.cif
SERP5, SERP10, SERP15
Electrical
1,2,3
Serp5, SerplO, Serpl5
The test structure consists of a long conductor (of desired line
width) that coils back on itself - thus the name 'serpentine'. The test
is simply to measure the impedance between the two ends of the
conductor assuming that surface and substrate leakages are
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negligible. If the impedance is high, then it can be assumed that the
conductor was broken somewhere in the chain due to etching,
lithography or other reasons. If a resistive value is obtained (which
will depend on sheet resistance, line length and line width) then it
can be assumed that the conductor has been successfully fabricated.
The pitch or spacing of the lines should be large compared to
the line width itself to insure that it is line integrity that is evaluated
as opposed to space integrity. This reduces the probability that
defects, generated during the lithographic or etching steps, will not
cause a shorting
'bridge' between two adjacent conductors which
could result in a leakage path other than intended. If the sheet
resistance, line width and line length were known, one could
determine if bridging did occur by comparing the predicted
impedance against the measured impedance. For most cases,
however, it is simply necessary to know that a fault occurred.
A series of three serpentines are used for the test chip with
line widths of 5, 10 and 15uM. The spacing of the lines is fixed at
40uM meaning it would take a defect at least 40uM in diameter to
have a probability of causing faulty readings. All three processes use
this test structure - Process 1 and 2 use the serpentine to monitor
conductors on oxide on silicon and Process 3 monitors diffusions in
the substrate.
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Test Structure Linewidth Pitch Line length # Squares
SERP5 5uM 45uM 41,325uM 8265
SERP10 lOuM 50uM 41,410uM 4141
SERP15 15uM 55uM 41,265uM 2751
Table t4 - Serpentine Dimensions
4000uM
Linewidth = 5, 10, 15uM
Figure f8 - Serpentine Test Structure
(9) - COMBS
Purpose - Comb test structures are used to evaluate the ability
of a process to make spaces as seen in Figure f9.
ICE file(s): comb5.cif, comblO.cif, combl5.cif
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Test structure(s): COMB5,COMB10,COMB15
Test type: Electrical
Process: 1,2,3
Test Parameter(s): Comb5, ComblO, Combl5
The test structure consists of a pair of interleaving
'combs'
of
conductors separated by a predetermined spacing and thus are not
electrically connected by design. The test is simply to measure the
impedance between the two pairs of combs assuming that surface
and substrate leakages are negligible. If the impedance is high, then
it can be assumed that the space between the combs was maintained.
If a resistive value is obtained then it can be assumed that a
conducting
'bridge' has occurred somewhere in the chain due to
photolithographic or etching defects.
The line width of the conductors that make up the combs
should be large compared to the space between the combs. This is to
insure that it is space integrity that is evaluated as opposed to line
integrity. This reduces the probability that defects, generated during
the lithographic or etching steps will not cause an arbitrary
'open' in
the comb lines which may result and skew the results.
A series of three combs are used for the test chip with spaces
of 5, 10 and 15uM. The line width of the conducting combs is fixed
at 40uM meaning it would take a defect at least 40uM in diameter
to have a probability of causing faulty readings. All three processes
use this test structure - Process 1 and 2 use the comb to monitor
conductors on oxide on silicon and Process 3 monitors diffusions in
30
the substrate. The COMB 10 structure on the DIFF mask has a
masking defect that cuts out part of the 'comb'. This defect does not
render the structure useless but rather, it reduces the area in which
the structure evaluates.
Test Structure Comb spacing Pitch Space length
COMB5 5uM 45uM 35,680uM
COMB10 lOuM 50uM 35,680uM
COMB15 15uM 55uM 35,680uM
Table t5 - Comb Test Structure Dimensions
4000uM
T
10, 15uM
40uM
Figure f9 - Comb test structure
(10) - CONTACT HOLES
Purpose - To determine the ability of a process to make various
size contact holes or via cuts as seen in Figure flO.
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ICE file(s): contactl.cif, contact2.cif
Test structure(s): CONTl,CONT2
Test type: Electrical
Process: 3
Test Parameter(s): Cont3,Cont5,Cont7,ContlO,Contl2,Contl5
There are two contact hole test structures that are active only
for Process 3 wafers. This is achieved by forming a diffused or ion
implanted region which acts as one node for the measurement. An
overlying and overlapping conductor is used as the the other node.
The two nodes are joined by the contact hole. If the contact hole is
made as designed, a resistive short should occur between the two
nodes. If an open circuit is detected, the contact was not resolved
and thus capability is exceeded. Both test structure layouts are such
that a single connection is made to the overlying conductor allowing
three contact hole size tests per structure using the remaining three
pads. The size of the contacts consist of 3 x 3uM, 5 x 5uM, 7 x 7uM
in CONT1 test structure and 10 x lOuM, 12 x 12uM, 15 x 15uM in
CONT2 test structure. The diffused regions should be reversed
biased with respect to the substrate to avoid unwanted leakage
paths. It is also important to keep all diffusions a good distance from
each other to avoid the depletion regions from meeting each other.
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3 x 3uM -CONT1
10x10uM -CONT2 EXTRA
DFF
5 x 5uM -CONT1
12x12uM -CONT2
CC
EXTRA to DIFF overlap = 40uM
on all contacts
Figure flO - Contact Hole Test Structures
(11) - CONTACT RESISTANCE/DIODE
Purpose - To measure the contact resistance between a
conducting material and the underlying silicon substrate. This test
structure is also used to evaluate diode characteristics as seen in
Figure fli.
ICE file(s):
Test structure(s):
Test type:
Process:
Test Parameter(s):
contact.cif
CONTRES
Electrical
3
Contres, FDR, Vth, Vbr
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The test structure consists of four highly symmetric legs. Two
of the legs are made from diffusions or ion implants in the substrate
and are joined at the center. The other two legs are made from an
isolated conductor and are also joined at the center. Contact between
the diffusion legs and the overlying conductor legs is made through a
large (20uM x 20uM) contact hole.
For contact resistance measurements, this test structure
requires that the four arm lengths be larger than the arm line width
by at least a 3:1 ratio. High symmetry is also used to improve the
accuracy of the potentiometric measurement. The contact resistance
measurement consists of forcing a current (I) between an adjacent
diffusion and conductor pair of legs and measuring the voltage
difference (V) between the other pair. The contact resistance is then
calculated simply as:
Rc = V/I [ohms] [4]
The diode tests are made using the two attached diffusion legs
of the test structure. The tests that are performed on the diode, such
as forward dynamic resistance (FDR), threshold voltage (Vth) and
reverse breakdown voltage (Vbr), are used to characterize the
quality of a PN junction. The diode tests could also be performed on
the CONT1/CONT2 test structures. Forward dynamic resistance
measurements are made by first forcing a forward current (II) and
measuring the voltage (VI) at which this condition exists. Next, a
different forward current (12 where I2>I1) is applied and the voltage
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(V2) at which this new condition is satisfied is measured. The
forward dynamic resistance of the diode is then calculated to be:
FDR = (V2-V1)/(I2-I1) [ohms] [5]
The threshold voltage is defined as the forward voltage at which the
diode begins conducting lOOnA. The breakdown voltage is defined
as the reverse voltage at which the diode conducts luA.
EXTRA
H DIFF
? oc
30uM
Figure fli - Contact Resistance/Diode Test Structure
(12) - ETCHBACK TEST REGIONS
Purpose - To measure the etch rate and uniformity of a
partially etched backed insulating film as seen in Figure fl2. Also, to
measure and quantify the ability to produce lines and spaces in the
presence of topography - a step coverage test.
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ICE file(s): topo.cif
Test structure(s): CAP2
Test type: Electrical
Process: 2
Test Parameter(s): See CAPACITORS
To test the etch rate and uniformity, a group of capacitors is
placed in an unetched region (CAP1) while a second identical group
of capacitors (CAP2) is placed in the etched back region. By
measuring the oxide thickness of both groups, an accurate and
quantitative measure of the amount of insulator removed during the
etching step can be accurately and quickly determined. It is then
possible to determine the uniformity of the initial film, the etched
film and the compounded effects of both non-uniformities together.
See fl2.
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Etched regions held 10uM
from capacitors
CAP2
Conductor
D!iUnetchedsulator
Etched
insulator
Figure fl2 - Etchback Test Structure
The step coverage ability can be determined by forming etched
regions of the insulator in the path of the serpentine and comb test
structures. There are a total of eighteen lOOuM x 3150uM strips
that cut the path where the serpentine and comb conductors run.
Depending on the depth and profile of the step created by the
etchback, the ability to make lines and spaces over this topography
should vary and subsequently quantified by the comb and
serpentine tests. See figure fl3.
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Figure fl3 - Step coverage test structure
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VI - CHIP/WAFER LAYOUT
The size of the wafers used in this study were three inches in
diameter. Each die or chip location contains one of each of the
structures described in the previous section. Each die measures
5000uM x 5000uM with a die separation pitch of JOOmils. Figure
fl4a is a plot of the actual test chip and figure fl4b is a reference
drawing showing the placement of the various structures within each
chip. Figure fl5 shows die placement within the wafer. Since many
of the edge die are only partially fabricated, only those die (total of
36) that are shaded are tested for the analysis. An arbitrary X and Y
numbering system is used to reference each die location for testing
purposes and is in the form xx:yy as seen in Figure fl5.
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Figure fl4a - Chip Layout
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Legend: 1 CC-DIFF Alignment 10 Linewidth 1 19 COMB15
2 EXTRA-DIFF Alignment 1 1 Linewidth2 20 SERP5
3 METAL-OXIDE Alignment 12 VDPW1 21 SERP10
4 METAL-OXIDE Verniers 13 VDPW2 22 SERP15
5 CC - DIFF Verniers 14 CONT1 23 EXTRA resolution chart
6 EXTRA-DIFF Verniers 15 CONT2 24 CC resolution chart
7 EXTRA-CC Verniers 16 CONTRES 25 DIFF resolution chart
8 CAP1 17 COMB5 26 OXIDE resolution chart
9 CAP2 18 COMB10 27 METAL resolution chart
Not shown: Etchback regions under CAP2 and SERP/COMB structures
Figure fl4b - Chip Layout
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Flat
Shaded areas represent
locations used during
automatic testing
Figure fl5 - Wafer layout
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VII - PROCESS DESCRIPTIONS
In this section, a description of the three processes used in this
study for determining process control and capability is presented.
As mentioned earlier, Process 1 is used to evaluate conductors on
oxide on semiconductors and Process 2 is used to evaluate conductors
on etched back oxides on semiconductors and finally, Process 3 is
used to evaluate diffusions in semiconductors and contacts. Figure
fl6 shows a simplified flow chart of Process 1, 2 and 3. The detail
involved in each block of the flow chart as well as the specific
fabrication equipment used can be found in Appendix D. Three runs
were started for the three processes with each run consisting of six
silicon substrates. Each substrate consisted of 3 inches in diameter,
N-type, <100>, 7.5-12.5ohm-cm phosphorus doped and 20mil
thickness material.
For Process 1, a dry 600Ang gate oxidation is grown with an
overlying 5000Ang sintered aluminum film. This situation simulates
a typical MOS transistor gate condition in the 4-Level PMOS process
except for source and drain diffusions. The capacitor test structures
will characterize the quality of MOS behavior that would exist in a
transistor of this gate oxide thickness and substrate doping. The
capacitors will also be used to determine minimum oxide defect
density levels. The serpentine and comb test structures will evaluate
the ability to pattern and etch aluminum lines and spaces over a
large region. Finally, the van der Pauw and line width test structures
will quantify the sheet resistance and line width of the aluminum
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respectively. Total estimated fabrication time, assuming equipment
is ready and waiting for wafers, is approximately 5 hours.
In Process 2, the dry gate oxidation is replaced with a 5000Ang
wet oxidation to resemble a field region in a MOS or Bipolar device.
In addition, an OXIDE mask is introduced for the purpose of etching
back regions of the field. Their are two capacitor test structures
active for this process - one to monitor MOS behavior in the 5000
angstrom field region and the other to monitor the MOS behavior in
the etched back region. The measured oxide thickness difference
corresponds to the oxide etch rate and uniformity. The capacitors
again are used to determine defect density levels of insulating silicon
dioxide. The serpentine and comb test structures in Process 2 now
evaluate the ability of the lithographic and etching steps to resolve
lines and spaces over some topography to simulate actual device
conditions. The van der Pauw and line width test structures monitor
the same as in Process 1 - quantify aluminum sheet resistance and
line width. Total estimated fabrication time, assuming equipment is
running and waiting for wafers, is approximately 6.5 hours.
Process 3 is designed to evaluate PN junctions (diodes) and
contact holes. The process starts off with a 5000Ang wet field
oxidation followed by a diffusion (DIFF) mask. A P-type spin on
dopant is applied followed by the dopant drive in step. The oxide is
completely removed and a new 5000Ang wet field oxide was grown.
Next, the oxide is patterned with a contact hole (CC) mask and the
oxide is again etched until the backside of the wafers are clear. This
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indicates the point at which contact holes from the front of the wafer
are etched back to the doped silicon. A 5000Ang aluminum layer is
then deposited and subsequently patterned using the EXTRA mask
and sintered. The capacitor structure, like in Process 2, is used to
evaluate MOS behavior of the thick oxide. Serpentines and comb test
structures evaluate the ability to define large diffusion regions and
the van der Pauw and line width test structures evaluate the sheet
resistance and line width of the diffused dopant in the
semiconductor. There are two contact hole test structures active
which are used to evaluate the ability of the process to pattern and
etch different size contact holes. A contact resistance test structure
is also active which is used to quantify the series resistance between
the aluminum and the doped areas. This structure is also used to
characterize PN junction behavior. Total estimated fabrication time,
assuming equipment is ready and waiting for wafers, is
approximately 1 1 hours.
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Figure fl6 - Process Flow Charts
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VIII - TEST SYTEMS
For this study, two test systems were designed to collect and
analyze data from the three processes described in Section VII. The
first test system, or the CV test system, is used for characterizing the
MOS behavior of the device using the capacitor test structures. This
test system is automatic only in the sense that it collects and
analyzes data. It can not do automatic stepping across a wafer but
does allow testing of multiple points on a wafer at one time. The
second test system is used to perform all the other tests in a
completely automated fashion.
The CV test system is shown in Figure fl7. It consists of a
Hewlett-Packard HP4277A LCZ Meter as the heart of the
measurement system. This instrument has many features and is
capable of making a multitude of measurements at various test
conditions. Of those related to making CV tests include capacitance
measurements down to O.lpF resolution (apparatus limitations) at DC
voltages ranging from +40V to -40V (with stepping resolutions down
to lmV) at test frequencies ranging from 10kHz to 1MHz. All CV
tests for this project were performed at 1MHz. Other options consist
of capacitance test signal level and measurement speed among
others. All functions are totally controllable through an IEEE-488
parallel interface bus connected to the main controller.
The main controller is a Hewlett Packard HP9816 computer.
This 16 bit computer has 512kbytes RAM of memory of which the
BASIC 2.0 operating system occupies 284kbytes while the CV
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program itself consumes another 209kbytes. The computer has a
built in monochrome monitor and has graphics capabilities. Attached
to the computer is a Hewlett-Packard THINKJET printer and an
HP9122 dual disk drive which are both interfaced through the same
IEEE-488 interface bus.
Next, a Signatone S-1041 hot chuck system is used for bias
temperature stress tests. The chuck is housed in a light tight box
which also contains a controllable light source and three coaxial
probes multiplexed by the custom circuitry module shown. The
temperature cycling is preset before tests begin and is triggered and
monitored by the custom circuitry. The light tight box is also
nitrogen purged to keep moisture from the device.
The IEEE-488 controlled custom circuitry module contains IEEE-
488 handshaking hardware, multiplexing circuitry for probe selection,
DC bias selection for bias temperature stress testing, hot chuck
temperature cycle triggering hardware and light on/off control. In
addition, a status byte can be read to verify that the desired switches
have been set and determines the status of the temperature
controller during cycling. The handshaking hardware consists of a
Seitz 6450 General Purpose Interface Board (GPIB). The circuit
diagram of the multiplexing circuitry, DC bias selection, hot chuck
cycle triggering etc. and software calling codes is found in Appendix I.
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Figure fl7 - CV Test System
The DC Automatic Probing Test System is shown in Figure fl8.
This system performs all tests other than CV tests as described
before. The workhorse of this measurement system is the Hewlett-
Packard HP4145 Semiconductor Parametric Analyzer. This is the
piece of equipment that provides all stimulus and metering of test
structures. It is important to know that this machine only supplies a
single ended signal for testing purposes. The
'low'
side is internally
tied to a reference ground. The HP4145 begins with four channels
called Standard Measurement Units (SMU's) that can be programmed
as either a ground, voltage source or current source. Current or
voltage measurements are capable at each SMU. Voltage sourcing or
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metering is limited to +/-100V with maximum current sourcing or
sinking of 100mA (but not at +/-100V ==> see equipment manual for
allowable current/voltage operating points). These SMU's prove to
be extremely powerful tools when testing and measuring DC
parameters on semiconductors. In addition to the four SMU's, there
are two voltage sources (no current metering capability and only
10mA maximum compliance) and two voltmeters (+/-100V limits).
One distinguishing feature about the HP4145 is that it has
exceptional ability to measure low currents (depending on your test
fixture, it is not difficult to measure at lOOpA resolution) but has
somewhat limited voltage metering capability (VMU's have
lOOuV/lmV resolution at 2V/20V range respectively with IMohm
input impedance while the SMU's have lmV resolution with >1012
ohm input impedance). The HP4145 has IEEE-488 bus capabilities
and is interfaced to a computer as shown in fl8. There are many
other features of the HP4145 too numerous to mention here but it
does not take long to realize the versatility and capability this
instrument offers. The routing of these channels are also shown in
fl8.
The computer is a Hewlett-Packard HP9817 Series 200
microcomputer. This 16 bit machine has 1Mbyte of RAM and runs
with a BASIC 3.0 operating system that supports graphics, matrix
operations, IEEE-488 bus calls and a host of other binary ROM
support utilities. The operating system requires 484kBytes of RAM.
Program memory consumes approximately 64kbytes. As shown, this
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controller is interfaced to all other equipment that supports the IEEE-
488 bus and acts as master controller during all tests and
measurements. Attached to the computer is a Hewlett-Packard
HP9133 disk drive which contains one 20Mbyte Winchester 'hard
drive'
and a single
5-1/4" 800kbyte floppy drive. The drive is
interfaced to the computer through the IEEE-488 as is a Hewlett-
Packard THINKJET printer and a Hewlett-Packard HP7470 two pen
plotter. To complete the computer system is a HP monitor.
To allow measurements of oxide thickness, a Princeton Applied
Research PAR M410 CV plotter is integrated in the system. Although
this instrument contains all the functions necessary to make
complete CV plots, it is only the capacitance metering capability that
is used here. The M410 allows a DC voltage to be forced into the X
REC OUT connector to superimpose onto the 1MHz lOmV AC
waveform provided by the M410. This allows capacitance
measurements at programmable voltage conditions. The voltage is
supplied by the VS2 voltage source of the HP4145. The Y REC OUT of
the M410 outputs a voltage that is representative of the capacitance
being measured (depending on the preselected capacitance scale).
This voltage is measured by the VM2 voltmeter of the HP4145.
Capacitance measurements are sensed by connecting the DRIVE
connector through the switching matrix to the substrate and
connecting the INPUT connector, also through the switching matrix,
to the the topside capacitor contact of choice.
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The CYTEC switching matrix consists of a series of IEEE-488
controlled switches which can connect any one of eight inputs to any
one of sixteen outputs. The inputs of the matrix consist of the four
SMU's (SMU1, SMU2, SMU3, SMU4), one voltage source (VS1) and one
voltage meter (VM1) from the HP4145, and the DRIVE and INPUT
signals from the PAR M410. The outputs connect to the four probe
pads of each test structure (matrix line 1 to pinl of device, line 2 to
pin 2, line 3 to pin 3 and line 4 to pin 4) and one to the substrate
(line 0). A total of five outputs are used with the remaining outputs
used for future expansion.
To 'step' or move the wafer to each active die location and test
structure, a Rucker and Koll RK681A automatic stepping prober is
used. This instrument, controlled by the computer via the IEEE-488
bus, provides accurate stepping of the chuck to the exact position
that aligns the probes to the probing pads of the device. The
computer also can lower or raise the probes onto the test structure
and read back the current position. Once a wafer is aligned to the
probes and a
'home'
or reference location is stored, two kinds of
stepping are then possible; inter-die or intra-die stepping. Inter-die
stepping consists of moving the chuck between die locations whereas
intra-die stepping involves stepping between test structures within a
single die location. Stepping resolution is lOuM.
52
(^ HP981 7 Computer)
IEEE-488
Bus
HP9133 Disk Drive )
HP7450 Plotter )
THINKJET Printer )
<HP4145 SemiconductorParameter Analyzer
Z3
5
CO co
J
CM
>
XRECOUT YRECOUT
PAR M410 CV Plotter
DRIVE INPUT
2 3 4
Row
Cytec 8x16 Matrix
0
I 1
i 2O 3
J
Substrate
A
Pin 1
Pin 2 RK681 Prober
Pin 3
Pin 4 )
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IX - TEST PROGRAMS
This section contains a discussion of the two test programs
written (CV system and DC Automatic Probing system) to evaluate
and analyze the test structures described earlier. Listings of these
programs is found in Appendix J and K. First a few comments of the
testing methodology used. For any test program to be effective
requires the software to provide complete error detection and
correction of any situation such as run time and user input errors.
There is no excuse for having to restart a test and waste precious
time because of programming deficiencies. A second important
aspect of any test program is knowing what kind of data is to be
expected for a given test and to be able to make intelligent decisions
on the validity or accuracy of the data being collected. Measurement
limitations, whether it be from theory or equipment, must also be
incorporated into the test program. Another important point
regarding designing software for test systems is the issue of 'user
friendly'
programs. 'User friendly' programming in this study
consists of easy to use and read, menu driven screens for driving and
selecting various options when running the test programs.
'Softkeys'
are used wherever possible to reduce the number of keystrokes
when running the program.
Whenever data is collected, whether in large volume or
sampled, the use of statistical process control
techniques29 is
essential in reporting to the process engineer the nature or the
relevance of the data to the needs of the design. There are four
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major techniques which are very well suited to IC processing - (1)
histogramming, (2) wafer mapping, (3) trend charting and (4)
correlation and variance analysis. For the DC Automatic Probing
test program, histogramming and wafer mapping are incorporated.
Histogramming is the technique of plotting a parameter against it's
frequency of occurrence in incremental ranges. This method is very
effective in displaying the variability of a parameter or the ability of
the parameter to stay within specified limits. Wafer mapping is the
technique of plotting data values in the orientation in which they
were measured. An advanced extension of wafer mapping is contour
plotting. Wafer mapping or contour plotting is effective in displaying
localized variations or 'shading' of parameters with respect to the
orientation of the wafer. The knowledge of these variations can
point to specific fabrication equipment deficiencies. Trend charting,
which is not incorporated in the program, consists of measuring and
tracking a parameter over time. This technique, which is also used in
conjunction with control charting techniques, is effective in
determining run to run variations and can detect slow changing
problems in a piece of equipment or process. Correlation and
variance analyses involve the use of statistical models to find the
dependence of one parameter to that of another or the percentage
dependence of a variation due to some factor.
The CV test program flow chart, as shown in figure fl9, begins
with the main menu screen. From the main menu, one can choose
from 1 of 7 sub-menus and 1 of 2 options. These include running of
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the CV, CVBT, CT, Zerbst and Doping Profile programs, accessing
system default parameters, performing system operation checks,
zeroing the capacitance meter or selecting a test sequence.
The test sequence sub-menu allows one to run a sequence of
tests in any order automatically without stopping between tests. An
exception to this is the Zerbst program which requires user inputs
during testing. An example of a test sequence is to run a CT test
followed by a CVBT test followed by another CT test. A maximum of
25 tests may be strung together.
The default parameters sub-menu consists of global and test
specific options that are not routinely changed or selected. These
default parameters consist of accumulation and depletion voltage
settings, CT storage time limit, detailed doping data printouts, test
measurement speed, measurement frequency, test signal level,
integration time between capacitance measurements during voltage
ramps, graphics output device (screen or printer), chuck ambient
temperature and wafer type. For N-type wafers, the accumulation
voltage is always assumed to be positive and the depletion voltage is
always assumed to be negative. The opposite is true for P-type
wafers.
The test system self check is an option that serves to make
sure all instruments on the IEEE-488 bus are responding and are in
proper working order. The hot chuck status is checked through the
custom circuitry module's status byte. The LCZ meter has internal
calibration and system self checks that can be read from the bus.
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The zero meter option is used to zero the capacitance meter
with Probe #1 turned on thus zeroing out to the tip of the probes.
Care should be taken to make coaxial lines of equal length to insure
equal output capacitance to each of the probes.
The CV sub-menu contains a series of user input options for the
purpose of running the test. These options include identification
inputs, oxide thickness or capacitor area, voltage ramp range and
resolution, wafer type, 1 or 2 or 3 capacitors to test, gate type
(aluminum or N-type doped polysilicon), wafer type and a START
TEST option. Capacitor area or oxide thickness must be known before
the test can start. The test begins by biasing the capacitor with an
accumulation voltage determined from the default parameters. A
depletion voltage is then applied, also determined by the default
parameters at which time the light inside the the dark box is pulsed.
The light is used to establish an inversion condition on the capacitor.
The specified voltage ramp now begins with a delay time between
voltage increments determined by the system defaults. The first five
readings of the voltage sweep are averaged and stored as the
inversion capacitance or Cmin of the test program. The last five
capacitance readings are averaged and recorded as Cmax. When the
ramp finishes, the capacitor is again biased into accumulation and the
capacitance measured at this condition is recorded as the oxide
capacitance or Cox. If Cox<=Cmax then it is assumed that the oxide is
leaky. If Cmax<=Cmin then it is assumed that the flatband
capacitance is out of range, the data is bad or the wafer type is
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wrong. The remaining CV parameters are derived and calculated
from the theory found in Appendix C. An example of a typical CV
test from a Process 1 device is also included in Appendix C.
The CVBT (capacitance voltage bias temperature stress) sub
menu contains the same user options as the CV sub-menu. The test,
however, consists of three sequential CV tests. An initial CV test is
performed and data is stored. Next, a -10VDC bias is applied through
the custom circuitry to all probes while the chuck is triggered for a
heat cycle. The heat cycle consists of (1) heat to 250C, (2) soak for 5
minutes and (3) cool to ambient setting. A second CV test is
performed and data is stored. A +10VDC bias is then supplied by the
custom circuitry while a second heat cycle is performed. The third
and final CV test is performed and data is stored. The reported
parameters are derived from first CV plot with the exception of the
mobile ion contamination which uses parameters from all three
curves. If a capacitor breaks down or has some kind of run time
error, the capacitor is reported as bad. CVBT calculations and a
Process 1 test are shown in Appendix C.
The CT sub-menu is simplified from the CV sub-menu in that
the only options are wafer identification, wafer type and the number
of capacitors to test. The CT test begins by applying the
accumulation voltage to drive away any electron hole pairs from the
surface. Next, the depletion voltage is applied and the light is pulsed
to create the inversion layer. The capacitance is then measured and
stored (Cmin). The capacitor is again accumulated and depleted.
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Capacitance measurements versus time begin using the computer's
internal system clock. Measurements continue until either the
capacitance reaches the inversion capacitance (Cmin) or the time
limitation (as defined in the default menu) is exceeded. This is the
storage time. A CT curve from a Process 1 device is found in
Appendix C.
The Zerbst sub-menu contains the same user options as the CT
sub-menu with the addition of oxide thickness/gate area option
which must be entered before starting a test. The Zerbst test is an
extension of the CT test. From the CT curve, it is possible to create a
different plot (as described in Appendix C) that allows the
determination of additional MOS parameters (also found in Appendix
C). A typical Zerbst plot of a Process 1 device is shown also. It is
sometimes difficult to obtain believable and repeatable results of
Zerbst tests because of the resolution and noise levels required to
make good calculations. As mentioned earlier, the test requires user
inputs during the course of the test which makes this test
undesirable as an automatic test.
The Doping Profile sub-menu is identical to that of the CV sub
menu as far as user entries go. The Doping Profile test consists of a
deep depleted CV curve which is generated by pulsing the capacitor
into accumulation and back to the voltage ramp in between each
capacitance measurement. This insures that electron hole pairs do
not form at the surface so that a depletion capacitance can be
measured at each voltage condition. The light is not pulsed during
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any part of the test. This deep depleted CV curve can now be used to
calculate the doping profile of the substrate as seen in Appendix C
which also contains a doping profile test from a Process 1 device.
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Figure fl9 - CV Test Program Flow Chart
The DC Automatic Probing test system program is designed
using the same criteria as was outlined in the beginning of this
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section. The program flow is shown in Figure f20. The program
resides on the 20Mbyte hard drive while data, collected from tests, is
always stored and retrieved from the 5-1/4" floppy drive. For most
measurements, a multiple number of acquisitions are made and
averaged to increase resolution and repeatability of tests. For most
tests, measurements are made with a IV back bias with respect to
the substrate. This is to avoid current 'sneak' paths (surface, bulk
etc.) when performing tests with diffusions. Since back bias does not
effect non-diffusion processes (1 and 2), this condition is maintained
to keep programming somewhat simpler. Whenever a voltage is
quoted in this section, the polarity is always referred as being
positive. In actuality, however, the test programs automatically set
the polarity depending on the wafer type selected at the start of the
test.
The program begins with a main menu which consists of a
number of options to choose from. These options, which are
selectable from the softkeys, are date, run, and wafer identifications,
default parameters sub-menu, process number (1, 2 or 3), files sub
menu, graphics sub-menu and a START TEST softkey. The default
parameters sub-menu consist of wafer type and the default forcing
currents used for the van der Pauw, line width and contact resistance
test structures as well as the capacitance meter range of the M410.
The process number can only be 1, 2 or 3.
The files sub-menu consists of a series of options relating to
storage and retrieval of data to or from the user data disk.
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Specifically, these options include initializing a new data disk, listing
of files on the data disk, loading a previously stored data set, storing
of data currently resident in memory, printing of data or statistics
currently in memory and printing of the error code reference chart.
When storing data, the filename assigned to the data is composed of
the wafer and run identification. This allows for accurate tracking of
process trends which is not supported at present. All data generated
during a test as well as setup and default values are stored for
review purposes.
The graphics sub-menu consists of a series of options relating
to the display of data currently in memory. Specifically, these
options include wafer mapping and histogramming of any parameter.
For wafer mapping, an option of displaying data only or displaying
data plus the number of standard deviations from the mean are
available. Bad data is automatically filtered out of all plots. Also
available is an option to direct plots to the screen, printer or plotter.
Once a process number has been selected and wafer
identification is entered, the test can commence. The program flow
for each process is shown in Figure f21. Wafers are aligned on the
prober chuck with the flat aligned 45 degrees to the right from the
top. This orientation is based on the orientation during lithographic
patterning and places the RIT logo to the top right hand side of the
die as viewed on the wafer. All tests begin with the probes aligned
to the CAP1 test structure at the 20:20 reference location (see fl4,
fl5). The procedure for testing is to step to all test structures within
62
a location before moving on to the next location. At the very
beginning of each wafer test, before the probes are lowered onto the
first test structure, matrix connections are made between the M410
and the probes for measurement of the leakage capacitance. For the
first eight test structures, all three processes step in the same
sequence as seen in f21.
For the capacitor test structures (CAP1 and CAP2) the oxide
capacitance is measured (subtracting off the leakage capacitance) and
by knowing the capacitor area and capacitance meter range, the
oxide thickness can be computed. The program first measures the
400x400uM capacitor and if bad data is detected then the
200x200uM capacitor is measured. If this capacitor is bad then the
measurement is terminated. Since the M410 outputs a 0 to 10V
signal corresponding to a given capacitance scale, bad data is defined
as reading less than 0.1V or greater than 9.9V. If the oxide thickness
can be measured, a lOOnA current is forced into each of the four
capacitors and the corresponding voltage that follows for this
condition is the breakdown voltage. The breakdown voltage is
converted into a field breakdown voltage by dividing the breakdown
voltage by the oxide thickness. A breakdown field of less than
2MV/cm is considered defective. Oxide breakdown voltages are
limited to 100V because of HP4145 limitations. The defect density is
defined and calculated as the percentage of defective capacitors
divided by the area of that capacitor on a per wafer basis. The
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capacitor with the highest defect density is reported as the minimum
possible density or occurrence.
The two van der Pauw test structures are measured next. Two
pre-tests are performed before measurements begin. The first is a
short to substrate pre-test which is determined by applying a 6V
bias between the four pads of the test structure and the substrate
which is at ground. Resistances of 20Mohms or less are considered
shorted. The second pre-test is to place a 5V bias between adjacent
pads to see if continuity exists between the legs of the structure.
Open contact failures are defined for resistances greater than
20Mohms. The user defined forcing current from the default
parameters menu is forced through one adjacent pair of probe pads
while the voltage difference between the other pair is measured. If
voltage compliance is met (fixed at 10V), the measurement is
aborted (usually a user input error on forcing current value). If a
voltage difference of less than lmV (usually because of system
limitations) is read, then the measurement is also aborted. The
corresponding sheet resistance is calculated when these conditions
are met. If the sheet resistance is greater than 20Mohm/square,
then measurement is considered invalid.
If the sheet resistance from the van der Pauw's can not be
determined than the electrical line width tests, which are performed
next, are omitted. If a value was found then the test structures are
first checked for shorts to substrate (<20Mohms) and open contact
(>20Mohms) in the same manner as the van der Pauw. The line
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width is then calculated by forcing the pre-defined current through
the two current carrying nodes while measuring the voltage
difference between the other two. Voltage differences of less than
lmV abort the test as well as if compliance (fixed at 10V) is met.
The electrical line width and 'delta' line width (the difference
between the mask dimensions and the electrical line width) is now
calculated. It is assumed that conductors always lose line width with
positive lithography while line widths increase for diffusions. For
electrical line widths of conductors, values greater than that defined
on the mask or line width losses greater than the width of the
voltage measuring tabs (the smallest geometries of the test
structure) are considered defective. For diffusions, line widths are
defective for values smaller than the mask dimensions and line
widths greater than half the distance between the voltage pads and
the body of the structure.
The comb test structures are first measured with a short to
substrate (<20Mohms) pre-test using the same method as the van
der Pauw and line width test structures. If the pre-test passes, then
the voltage on one of the pads of the test structure drops to IV.
Resistances between the two pads greater than 20Mohms is
considered to be open (spaces maintained) and values less than
20Mohms are considered as resistive shorts (bridging has occurred).
The serpentine tests are tested exacts the same as the comb
tests except that opens between the two pads mean that line width
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was not maintained and resistive shorts mean that the line width
was maintained.
For Process 2, a second capacitor test structure is measured in
the same manner as was the first one. The oxide thickness of CAP1
minus the thickness of CAP2 is then reported. Negative oxide
differences are considered defective.
The two contact hole test structures for Process 3 are first
measured for short to substrate (<20Mohms) pre-test in the same
way as the van der Pauw, line width, serpentine and comb test
structures. A 5V potential is applied between the diffused region
and the overlying conductor (which is common to all three contact
tests of the structure). Resistances greater than 20Mohms is
considered open (contact and/or contact hole was not made) and
values less than 20Mohms is considered a resistive short (contact
and/or contact hole established). This method of test is performed
for all three contact hole sizes on both CONT1 and CONT2 test
structures.
The contact resistance test structure of Process 3 is measured
for a short to substrate (<20Mohm) pre-test followed by a continuity
pre-test between the two diffused legs and also between the two
overlying conductor legs. Resistances greater than 20Mohms are
considered defective. Contact resistance measurements are made by
forcing the pre-defined current through one pair of conductor-
diffusion legs while the voltage difference between the other pair is
66
measured. Voltage differences of less than lmV are considered
defective as are contact resistance values greater than 20Mohms.
Typical test reports of Process 1, 2 and 3 as well as some
examples of wafer mapping and histogramming are seen in Appendix
E, F and G respectively. Notice that statistics are kept for all
parameters as well as statistics on the various failure modes. Default
settings and test times are also reported. Everything that is printed
on these reports can be stored on file for future reference.
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X - PROCESS 1 DATA ANALYSIS
This section deals with a discussion of the data collected from
Process 1 type test structures. As you recall, Process 1 consists of
5000Ang of patterned (mask=METAL) aluminum on 600Ang of 'dry'
silicon dioxide on N-type, 7.5 to 12.5ohm-cm, silicon substrates. A
total of six wafers made up the run called TEST-1 of which one wafer
was used during processing as a fabrication control.
In figures f27-f32 of Appendix C are plots of the five main
tests performed by the CV test system for Process 1 devices. The
plots came from wafer #4 devices. They include f27-CV plot, f28-
CVBT plot, f29-CT plot, f30-ZERBST plot, f31-Deep Depleted CV plot
and f32-Doping Profile plot. Each plot contains the important
parameters calculated from the test. Table t7 of Appendix E shows an
example of Process 1 test data performed on a wafer by the DC
Automatic Probing system. Along the left column of the printout are
the die locations (as outlined in Section VI) and the data measured
according to that position. Table t8 is the statistical summary page
that is calculated from the raw data in t7. Also in t8 is the default
settings and test times.
From the CV plot in f27, one can see the threshold and flatband
voltage, oxide thickness/capacitance, fixed oxide charge and other
parameters. From this test, it can be determined that the oxide
quality and MOS behavior appears quite good. The fixed oxide
charge is small (less than 20*1 010 Q/cm2 but varied considerably
within and across wafers) and the curve shape is as one would
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expect for a device with few surface/interface states. The substrate
doping correlates well with values obtained from the doping profile
routine (see f32) and from the starting resistivity (7.5-12.5ohm-cm
==> 3*1014 - 7*1014 cm"3). The oxide thickness correlates well on
both the DC Automatic Probing system and the CV system.
The CVBT test, as seen in figure f28, is used to determine
mobile ion charge content in the oxide layer. The red or middle
curve is the initial CV curve. The solid blue or left most curve
represents the CV curve after the positive bias (+10V) temperature
stress (250C for 5 minutes) and the dot-dashed blue or right most
curve represents the CV curve after the negative bias (-10V)
temperature stress (250C for 5 minutes). From the curves, there is
evidence of a large amount of mobile ion charge contamination,
presumably due to sodium in the oxide layer. Calculations form the
CVBT program indicate a flat-band shift between the second and
third CV curve to be 277mV or 9.26*1 010 mobile ions/cm2.
Contamination is most likely due to 'dirty' furnace oxidation tubes.
The storage time, as seen from the CT plot in f29, is indicative
of a good process. As long as the storage time is several seconds long
means that there is minimal heavy metal contamination in the silicon
unless the application is for very low dark current devices.
Variations across a wafer and between wafers were large. There was
a non-quantified observation that the larger sized capacitors had
lower storage times.
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The ZERBST plot in f30 was generated from the CT plot of f29.
From the plot, one can determine the minority carrier lifetime and
the surface generation velocity from the linear least squares data fit
superimposed on the plot, as is shown. In practice, however, it is
usually the case that only the minority carrier lifetime can be
accurately and repeatedly measured. Usually it is sufficient enough
to use CT tests and it is not recommended, as mentioned earlier, to
use this test as a routine process control tool.
The doping profile plot in f32, which was generated from the
the deep depleted CV plot in f31, determines doping density versus
depth for a substrate. Routine use of this algorithm is somewhat
limited because the result of this test is the interpretation of a curve
describing profiles of dopants in the silicon - certainly not the kind of
data to track on a routine basis but useful none the less. The
exclamation point at the bottom of the graph indicates the point
where the correction factor is incorporated (twice the debye length).
Correlation between the doping profile and CV curve, as mentioned
before, is good. An interesting feature of the plot is that at the near
surface area, a build up of N-type material (presumably phosphorus)
is evident. This feature is expected to some degree because, during
oxidation, silicon is consumed by the oxidation procedure and the N-
type dopants have a tendency to get
'pushed' back into the substrate
and pile up at the interface. The dopant concentration shown at the
surface of the graph, however, is too much to account for this and
thus some other mechanism must be contributing to the effect.
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The oxide thickness (TOX1) from the capacitor test structures,
as measured on the DC Automatic Probing system, was a little high
to the target thickness (647Ang vs 600Ang). The 4.2% film non-
uniformity is probably more of a problem but depends on application
since this variability will cause shifts in the threshold voltages. The
breakdown field of the capacitors (FCAP1_200, FCAP1_400,
FCAP1_600 and FCAP1_800) is good and ranges from 6.77MV/cm to
7.85MV/cm. Several of the other wafers of the run measured well
over 8.0MV/cm. There appears to be a tendency to have a lower
field breakdown as the capacitor size increases as shown in figure
f22. Also, there appears to be a slight dependence that the larger
capacitors have a higher occurrence of breakdowns that are less than
2MV/cm which ranged from 2.8% to 41.7% as shown in figure f23.
This breakdown failure level is rather high and one can conclude that
the oxide film quality is good yet contains random defects causing
oxide leakage. The minimum oxide defect density is calculated to be
93 defects/cm2. Examples of the histogramming and wafer mapping
functions of the Automatic DC Probing test program, using the oxide
thickness parameter, is shown in figures f33 and f34 in Appendix E.
From the plots, one can evaluate wafer variations as well as the
frequency distribution of the oxide thickness across the wafer.
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Figure f22 - Capacitor Size vs Field Breakdown (Process 1)
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Figure f23 - Capacitor Breakdown Yield (Process 1)
It was predicted that a typical sheet resistance for an
aluminum film would be approximately 0.027ohms/square. This
would mean that for the two aluminum van der Pauw tests, (VDPW1,
VDPW2) a forcing current of 100mA would generate about 600uV of
voltage drop. Unfortunately, the measurement resolution of the
HP4145 voltmeters were yielding only approximately lmV which
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explains the inconsistent and probably incorrect results shown. To
remedy the situation would require a higher resolution (lOuV would
be plenty sufficient), IEEE-488 compatible, voltmeter which could
then be integrated into the unused outputs of the matrix.
Since the van der Pauw measurements were invalid, the line
width test structures (Linewidth 1, Linewidth2) are also invalid
because the sheet resistance of the film must be known in order to
calculate the line width. The lOOOuM line width test structure
provides plenty of voltage drop to accurately measure the aluminum
line width had the sheet resistance been measurable. From
measuring the line width of the resolution charts using a
Nanometrics Nanoline system, 3.0 to 3.5uM was lost during
processing of which 1.8 to 2.6uM is attributed to mask dimension
discrepancies.
For the comb test structures (COMB5, COMB10, COMB15), the
most striking observation one can see is that nearly all the combs
have failed the short to substrate pre-test. This result confirms what
was seen in the capacitor breakdown tests and that is the conclusion
that the oxide has a high occurrence of random defects that cause
oxide leakage. Since the comb test structures cover a large region of
the chip (much larger than the area of CAP1 test structures), it
means that there is a greater probability that a defect will be hit.
From the few die that passed the pre-test, the 5uM structure showed
more of a tendency to have a bridging defect causing resistive shorts
than the 10 and 15uM structures which follow expectations. Since
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the 10 and 15uM structures look very similar statistically, one might
lean towards saying that lOuM spaces is the process capability.
However, until the oxide breakdowns can be resolved, it will be
difficult to determine where process latitude levels really exist for
defining spaces.
The serpentine test structures (SERP5, SERP10, SERP15)
indicate that the short to substrate failures are much lower in level.
This is expected as the line width of the serpentine structures are
smaller than the comb (5, 10, 15uM versus 40uM) and thus reduce
the chance of a line falling on a defective portion of the oxide. You
will notice that as the line width increases, the percentage of short to
substrate failures increases also. For the 5uM serpentine, 88.9% of
the die had an open in the conductor somewhere between the pads.
The 10 and 15uM serpentines, however, had opens only of the order
of 2.8%. This data implies strongly that somewhere between a 5uM
and lOuM design rule should be imposed for all lines for this process.
Figure f24 shows a graph depicting the ability to make lines and
spaces from the serpentine and comb test structures.
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Figure f24 - Serpentine/Comb Yield (Process 1)
The total test time takes 30 seconds per die or 18 minutes per
wafer. If a higher resolution voltmeter is used, these numbers would
increase slightly to account for the line width measurements that
were omitted because of invalid sheet resistance tests. The
aluminum film thickness, as measured from a Tencor Alpha Step
200, ranged from 4400Ang to 6200Ang.
In conclusion, the number one priority task of increasing the
processing quality and yield from Process 1 devices is to reduce and
understand the amount of gate oxide defects that are causing short to
substrate failures. The short to substrate failures can be mapped out
using the wafer mapping option of the test program to determine
any possible orientation effects. No strong orientation effects appear
to be occurring in this case. The only cause for such high failures
which comes to mind is the possibility of dirty furnace tubes or
impure gases which may contaminate the film during oxidation. The
effectiveness and quality of the cleaning procedure might also be
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investigated. A second conclusion that can be drawn from Process 1
is that the line and space design rule limit appears to lie between 5
and lOuM. From visual inspections of these wafers, it appears that
shorting
'bridges'
are caused during the wet aluminum etch which
creates air pockets or bubbles on the surface when etching, resulting
in unetched regions. The problem with line definition seems to be
photoresist patterning related deficiencies (either exposure,
developing or the mask itself).
In general, the wafer to wafer variations almost always
exceeded chip to chip variations within a single wafer. This was also
observed on Process 2 and Process 3 devices. Discussions with the
process engineers during the fabrication survey had noted that it
was more difficult to keep wafer * wafer variations in control than
within a single wafer. It can probably be deduced that run to run
variations would be even more difficult to control.
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XI - PROCESS 2 DATA ANALYSTS
This section deals with a discussion of the data collected from
Process 2 type test structures. As you recall, Process 2 consists of
5000Ang of patterned (mask=METAL) aluminum on 5000Ang of
'wet'
silicon dioxide on N-type, 7.5 to 12.5ohm-cm, silicon substrates.
In addition, regions of the oxide were etched back (mask=OXIDE)
2000Ang to evaluate step coverage and etch rate/uniformity. A total
of six wafers made up the run called TEST-2 of which one wafer was
used during processing as a fabrication control and another was lost
at an oxide etch step.
Table t9 of Appendix F is an example of Process 2 test data
measured from one of the fabricated wafers while table tlO is the
statistical data calculated from t9. The oxide thickness of the
unetched region (measured from CAP1) was 4046Ang which is
considerably off from the target oxide thickness of 5000Ang. The
reason for this error could be attributed to insufficient time the
wafers were in the furnace including ramp-in and ramp-out times.
Another possibility might be due to insufficient water vapor flow
during the cycle. The non-uniformity of the film was 5.1% which,
like the dry oxidation, is high but is not so critical since moderate
threshold shifts will not disturb the active regions of the device.
Thresholds from CAP1 and CAP2 test structures, as measured using
the CV system, indicate that a threshold of the order of less than -
40V exists in most of the devices (the lowest measured was about -
13V). The reason for such a high threshold must be due to a very
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high amount of fixed oxide charge. This would require Qss to be
about 2x1 012 Q/cm2 in this case. The breakdown fields of this thick
oxide, in virtually every case, exceeds the measurement capability
(+/-100V) of the HP4145. This is in large contrast to the thin dry
oxidation. Because there are large regions of field in most devices, it
can be concluded that the quality of the film to act as an insulator is
good.
As was the case in Process 1, the van der Pauw and line width
test structures were not successful in determining the sheet
resistance and aluminum line width because of insufficient voltmeter
resolution on the HP4145. From line width measurements of the
resolution charts using a Nanometric Nanoline system, the line width
loss of the METAL layer was found to range from 3.7 to 4.1uM with
1.8 to 2.6uM of the variation due to mask deficiencies. The OXIDE
resolution charts were visible but unfortunately could not be
measured on the Nanoline. Visual observations indicate about a 2.5
to 3.5uM loss (1.7 to 2.0uM due to masks) but some wafers had as
much as a 5uM loss.
The comb structures (which now have topography from the
etched backed regions of the oxide) show that for every spacing (5,
10, 15uM), there is a resistive short. The fact that there were no
substrate shorts confirms the results found by the capacitors - that
the thick oxide is performing very well as an insulator to the
substrate. The fact that every comb has a resistive short indicates
that either (1) the air pockets formed from the aluminum etch are
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causing the metal not to clear, (2) aluminum 'stringers' are forming
which are conductive paths along the the step of the oxide etch
which the aluminum etchant cannot get to very well or (3) that the
thickness of the aluminum along the step is much greater than
everywhere else requiring a longer etch time (at the expense of
under cutting and line width loss). From visual inspection, it appears
the primary problem is due to the aluminum etch. Many 'blotches' of
residual, unetched metal appear in high frequency on all wafers. A
scanning electron microscope (SEM) would be necessary to determine
whether or not
'stringers'
are present. The effect of the additional
topography is really not clear because no baseline was established
with a planar film (recall that Process 1 combs and serpentines were
mostly shorted to the substrate). If Process 1 were performed, with
the substitution of the Process 2 thick oxide, a baseline could be
established and thus the step coverage ability could be more
accurately evaluated.
The serpentine test structures showed no short to substrate
pre-test failures as was seen in the comb test structures. For the
15uM serpentine, 86.1% of the die locations had resistive shorts
meaning that a conducting path was maintained throughout the test
structure. For the lOuM structure this value drops to 38.9% and
finally the 5uM structure measured 2.8%. This would indicate that a
5uM line would not be reliable in any design with this type of
processing. Again, the effect of the topography is unclear because of
the lack of a baseline. Since the comb test structures indicate such a
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high level of shorts, the mechanisms mentioned earlier may be
skewing the results.
The oxide thickness of the etched backed regions (measured
from CAP2) was 3509Ang which makes the oxide thickness
difference between the etched and unetched regions to be 601Ang.
This is considerably lower than the etch back target of 2000Ang.
The difference is attributed to a weak or 'dirty' buffered HF bath that
had an etch rate of less than lOOOAng/minute which was assumed at
the start. From the results, we can see that the actual etch rate of
the film at the time was 601Ang/2min = 301Ang/min. As was the
case of CAP1 results, CAP2 (or the etched back regions) breakdowns
exceeded measurement capability and had virtually no premature
breakdowns. The non-uniformity of the unetched oxide was 5.1%
while the etched back film had a non-uniformity of 6.2%. The non-
uniformity of the difference of CAP1 and CAP2 oxide
thickness'
(TOX1-TOX2) was 11.1%. This indicates that the oxide growth step
was more uniform than the etch back step. Figures f35, f36, f37 of
Appendix F shows wafer maps of CAF1 oxide thickness, CAP2 oxide
thickness and the oxide thickness differences (TOX1-TOX2) between
the two respectively. Each of these plots were generated by the DC
Automatic Probing test program. The plots show that (1) TOX1 has
definite shading from upper left to lower right as seen in f35, (2)
TOX2 shows a similar type shade as seen in f36 and (3) there
appears to be a 'hot
spot'
at the center and the upper right of the
delta oxide thickness difference as seen in f37. The wafer was not
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oriented with respect to the oxidation orientation during oxide etch
back.
The conclusions we can draw from the Process 2 data is that (1)
the thick (wet) oxidations have very good characteristics
(breakdowns, thresholds) which should provide good field regions in
IC's (2) van der Pauw and line width determination is unavailable
because of measurement resolution (3) 5, 10 and 15uM spaces, in the
presence of a 600A step, are not resolvable (4) lOuM lines with this
same topography are probably the lower limit for defining lines and
(5) the uniformity of the etching technology is worse than that of the
furnace oxidations.
Test time per die was 35 seconds or roughly 21 minutes per
wafer. This value would be slightly higher if the line width test
structures were measured. The minimum oxide defect density (as
measured from CAP1 data) was 4.4 defects/cm2.
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XII - PROCESS 3 DATA ANALYSIS
This section deals with a discussion of the data collected from
Process 3 type test structures. As you recall, Process 3 consists of P-
type diffusions (mask = DIFF) covered by 5000Ang
'wet'
silicon
dioxide field regions. Contact holes are made to the diffusions (mask
= CC) and contacted by 5000Ang of aluminum (mask = EXTRA).
Starting material is N-type, 7.5 to 12.5ohm-cm, silicon substrates. A
total of six wafers made up the run called TEST-3 of which one wafer
was used during processing as a fabrication control. One wafer was
aborted due to a bad oxide etch.
Table til of Appendix G is an example of a Process 3 test
performed on one of the wafers while table tl2, also in Appendix G,
contains statistical summaries of the data collected in til. From the
data on CAP1, we can see that the oxide thickness measured was
only 3262Ang which, like the Process 2 data, is substantially lower
than the 5000Ang target. Process 3 furnace operations were
identical to that of Process 2 and the explanation of this discrepancy
can be found in that section. The breakdown behavior in the 200 x
200uM and 400 x 400uM capacitor., for the most part, all exceeded
measurement capability (+/-100V). The two
larger capacitors,
however, had a much higher occurrence of breakdown
- 94.4% for
the 600 x 600uM capacitor and 19.4% for the 800 x
800uM capacitor.
The other wafers also showed this behavior although not
as severe.
The reason why the 600 x 600uM
capacitor was broken down
considerably more than the 800 x
800uM capacitor is unknown.
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Process 2, which uses the same field oxidation, did not exhibit this
behavior. The explanation of this phenomena must have something
to do with the difference in processing. The major difference
between the two processes would have to be the growing of a second
field oxide. As you recall from section VII, Process 3 grows a
5000Ang field for defining the areas where the P-type dopant is
introduced. The dopant is thermally driven into the silicon and the
oxide is completely removed. A second field oxide is then grown.
There was no clean step after the oxide etch and before the second
field oxidation. This might be leading to contamination on the silicon
surface and weakening the subsequent oxide. A full or quick clean
procedure in between might provide insight to this effect.
The van der Pauw test structures say that the diffused regions
have a 12.8 and 13.4 ohms/square sheet resistance for the VDPW1
and VDPW2 test structures respectively. The consistency between
the two structures is close and verifies that the design criteria for the
two different architectures or designs are working. Differences
between the two are attributed to subtle processing effects on the
type of design. If we assume a luM junction depth, this sheet
resistance would correlate to a diffusion doping of the order of IO20
atoms/cm3. Of more concern than the average level of sheet
resistance is the variability within a wafer (approximately 20%).
Assuming a luM lateral diffusion and noting that the mask line
width is approximately luM larger than intended, we can assume
that the two cancel each other out and that the electrical line width
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measurements should be close to true values. Electrical line width
measurements of the LW15_1000 and LW30_100 test structures
were found to be 3.2 and 2.2uM respectively with high measurement
standard deviations (1.5 and LOuM respectively). The high standard
deviations are believable because the line width variation across a
wafer, from visual inspection, does not appear well controlled. The
difference in the averages of the two test structures is more of a
concern and probably indicates an inability of the design to
overcome processing ambiguities. From visual inspection of the
wafers, the diffused regions have a somewhat odd appearance. The
field spaces do not appear to be straight and clear but rather jagged
as if the oxide etch was degrading the integrity of the photoresist
mask. The Nanoline was not able to measure the line width from the
resolution charts because of insufficient contrast. Measurements
using a micrometer attached to a microscope stage suggest
approximately 2uM larger lines were fabricated. Wafer map plots of
the two line width structures can be found in figures f38 and f39 of
Appendix G
The aluminum to P+ diffusion contact resistance, as measured
on the CONTRES test structure, was found to be 95.2 +/- 16.3 ohms,
which should be acceptable for most designs except for the higher
current circuits where significant voltage drops could affect circuit
performance. The contact resistance had a slight tendency to shade
to the top and right side of the wafer with a couple of
'flyers'
occurring near the middle as shown in figure f40 of Appendix G.
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The diode characteristics look very good. The threshold voltage
was 0.36 +/- 0.02V, the forward dynamic resistance (FDR) was 1.06k
+/-
.03kohms and the reverse breakdown voltage (VBR) was 77.0
+/- 6.5V with no failures for any of the die. All parameters appear
very uniform and acceptable for most applications except maybe the
forward dynamic resistance. The plot in figure f41 shows a diode IV
curve indicating the forward and reverse characteristics. The
forward biased region shows a gradual increase in current in the 0V
to 8V region. The FDR measurements takes place in this region (at
the 1mA to 2mA level) where the 1.06kohm resistance is seen. In
the 5mA to 10mA region, a 400ohm resistance is seen. Reasons for
this behavior is not understood and may have something to do with a
contaminated junction. Figure f42 of Appendix G contains a
histogram plot of the diode reverse breakdown voltage which shows
good distribution behavior.
The contact hole size test structures (CONT1 and CONT2) show
that the 3 x 3uM contact could not be opened. Surprisingly, 72.2% of
the 5uM contact was opened while this percentage increases to 100%
for the 15 x 15uM contact. This indicates that, for this process, a 5 x
5uM contact is the lower limit for contact hole cuts. See figure f25.
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3x3uM 5x5uM 7x7uM 1 0x10uM12x12uM15x15uM
Contact Hole Size
Figure f25 - Contact Hole Size Yield (Process 3)
Next we look at the serpentine and comb test structures. The
5uM comb test structure is always shorted together. This is not
surprising because if we assume (1) a IO20 diffusion doping (2) a
IO14 substrate doping and (3) a 5V reverse bias on the diode, we
would obtain an 8.5uM depletion width which would 'short' all 5uM
comb test structures together when tested. The lOuM spacing was
made 36.1% of the time and the 15uM spacing 69.4% indicating that
somewhere around a lOuM spacing between diffusions is the design
rule limit for this process and is mostly determined by depletion
punch through effects. The serpentine test structures predominantly
were fabricated as designed with 66.7% of the 5uM line intact, 88.9%
for the lOuM lines and 97.2% for the 15uM lines. This indicates that
5uM designs for diffusions would be acceptable but don't space
adjacent diffusions closer than lOuM. See figure f26.
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C0MB5 COMB10 C0MB15 SERP5 SERP10 SERP15
Test Structure
Figure f26 - Serpentine/Comb Yield (Process 3)
The conclusions we draw from Process 3 devices is that (1) the
thick oxide is performing well as an insulator but only for the
smaller size areas, perhaps due to the weakening of the oxide, (2)
sheet resistances were very low and moderately consistent,
indicating a good source-drain diode doping, (3) line widths were
variable and the tested values were somewhat suspicious for at least
one kind of the electrical line width test structures, (4) the contact
resistance to the diffused regions was very good but had a tendency
to shade on the edge die, (5) diode thresholds and breakdowns look
excellent, (6) forward dynamic resistance of the diodes are high, (7)
process limitations on contact hole sizes is 5uM and lastly (8) 5uM
diffusions are possible but do not space adjacent diffusions closer
than lOuM.
The test time of Process 3 wafers is 49.7 seconds/die or 30
minutes/wafer indicating the effect of testing three more test
structures and performing the line width measurements. Minimum
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defect density is 262 defects/cm2 as measured from CAP1
breakdown data.
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XIII - CONCLUSION
A system has been designed and presented which attempts to
bridge the gap between current in-process control techniques and
evaluating process control from finished device wafers. This was
accomplished using an electrically testable,
'test'
chip. The system
consists of (1) designing a test chip suitable for characterizing and
quantifying important process control parameters, (2) designing the
test chip process which incorporates the various features found in a
currently used device process, (3) designing a versatile testing
system to evaluate the test structures when completed, (4)
fabricating the test chip, (5) performing the tests and (6) analyzing
and recording the data.
The test chip consisted of structures aimed at analyzing the RIT
4-Level PMOS process. Most test structures were electrical in nature
but several optical structures were also included to act as fabrication
aids. The electrical test structures were selected and designed such
that they would (1) require short processing times relative to the
device process, (2) can be easily automated as far as testing the
devices, (3) non-complex so that data can be easily interpreted and
measured, and (4) be compatible with a wide range of materials and
parameter values.
The processes designed for the test chip, as mentioned, were
based on the RIT 4-Level PMOS process. In short, this process
consisted of 5000Ang field oxidations, 600Ang gate oxidations, luM
source and drain diffusion using spin-on dopant technology, lOuM
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lithographic design rule limits, 5000Ang metalizations and an all wet
etching technology.
Two test systems were designed and built including software.
One serves to evaluate capacitance/voltage and capacitance/time
tests of MOS capacitors and while the DC Automatic Probing system is
capable of performing full automatic testing of DC parameters plus
oxide thickness measurements and analyze the data.
The ability of this system to evaluate process control and
process capabilities has been successful to a large degree. The test
devices have clearly pointed out where fabrication problems exist
and have quantified process limitations where they could not be
done before. Process engineers can now attack these problems
knowing which areas are causing the highest yield limiting factors.
Designers or product engineers now have the ability to predict the
yield for a given design criteria and thus project device unit costs.
The task of correlating process control data with final device yield is
still be done. Good process control yield data is meaningless if the
device is not yielding to the expectations generated from that data.
It is at this time that I acknowledge the patience and support
of my thesis advisor, Dr. Lynn Fuller and his staff of Microelectronic
Engineering lab technicians (namely Scott) who, without their
assistance, I would still be bumbling throughout the fabrication
facility at RIT. I would also like to thank the Microelectronic
Technology Division of Eastman Kodak Company for use of their
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testing equipment/facilities and for allowing me the time to pursue
this degree.
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XIV - FUTURE DTRFPTTOMg
What are the next logical steps in incorporating a system such
as this to a real life manufacturing situation? What should be done
differently or what should be changed? The following comments are
a listing of ideas that have been collected during the course of this
project that might make this concept a stronger and more useful tool
to IC processing.
(1) The process and conditions that were chosen for the test chip are
probably not consistent with 'real
life'
conditions in manufacturing.
It is critical to adapt the test chip process to mimic stages of the
device process in order to get good test chip performance to device
performance correlation.
(2) As the lab progresses (film thickness get thinner, dimensions get
smaller, particle counts decrease etc.) it will become necessary refine
the latitude of test structures (5, 10, 15uM dimensions to 1, 2, 3uM
levels).
(3) By no means are the test structures included with this design an
exhaustive set. As needs change with time, new designs may become
necessary to monitor a desired parameter or effect.
(4) An increase in the number of chips or samplings per wafer would
provide more accurate statistics and better characterization within
the wafer. This would require a smaller and more closely spaced
chip size.
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(5) Extension of the number of pads per test structure would reduce
the number of prober steps (which is a major factor in the
cumulative test time) and would allow 'doubling-up' of test
structures at the expense of a different capacitor layout.
(6) Integration of the CV test system and DC Automatic Probing
system into one system should be a high priority item. This would
require adapting a hot chuck to the wafer prober, building a light
tight fixture around the prober and utilize the unused capacity of the
matrix for multiplexing. This would provide for a very powerful
testing system.
(7) Extension of the data collection/evaluation/storage procedures is
a key in any data acquisition system. The options demonstrated in
this system are really the tip of the iceberg. Areas for further work
include (a) trend charting and control charting from run to run data,
(b) application of database techniques for mass storage/retrieval of
data, (c) extended statistics such as linear, radial and wafer to wafer
components of parameter variations (d) contour plotting in addition
to wafer mapping, (e) more user interaction on data display such as
user input scales on graphic plots and data searching and (f)
development of a more useful representation and calculation of
defect densities as pertaining to oxide defects, short/open defects etc.
(8) Research and implementation of an electrical alignment test
structure for measuring registration errors during lithography.
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APPENDIX A - FABRICATION SURVEY
Below is a rather large and extensive summary of the
information collected from process engineers of an IC fabrication
facility. The list does not contain all the data that was collected.
Process Fabrication Processing Common process control
Area Functions Concerns Measurement Techniques
Furnace Oxidations Film thickness Ellipsometry
Nitrides Film uniformity Inspection
Polysilicon Gas purity Interference Reflectrometry
Poly doping Gas flow rates 4pt Probe
LPCVD films Film Nf CV testing
Annealling Contamination Thermocouples
Diffusions Temperature Particle counters
Sintering Temp, uniformity FTIR reflectrometry
Topography Breakdowns
Cleanliness Stylus profilometry
Oxidation rates
Deposition rates
Crystal defects
Mobile ion contamination
Heavy metal contamination
Fixed oxide charge
Pin hole density
POCL doping
POCL uniformity
Wafer warpage
Lithography IC patterning Cleanliness
PR application, PR thickness
PR exposure PR uniformity
PR developing PR quality/purity
Mask Alignment
Exposure quality
Exposure uniformity
Bake temperatures
Bake uniformity
Topography
PR adhesion
Bake temperatures
Bake
Table t6 - Fabrication Survey
Line width monitors
Interference Reflectrometry
Inspection
Environmental monitors
Particle counters
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Plasma Etch Dry material Etch rate Shorts probing
Inspection
Plasma power meters
Particle counters
Stylus profilometry
etches Etch uniformity
End point detection
Gas purity/quality
Gas flow rates
Etch profiles
Cleanliness
Plasma power
Loading effects
'Stringers'
Metallization Metal film - Cleanliness 4pt probe
Sputtering depositions Target quality/purity 'Sonogage' thickness tests
Film resistivity Inspection
Film thickness Bias monitors
Thickness uniformity Particle counters
Resistivity uniformity Stylus profilometry
Vacuum
Bias conditions
Topography
Adhesion
Hillocks
Clean - Organic clean Cleanliness Inspection
Wet etches Inorganic clean Contamination CV tests
Brush cleans Chemical quality Chemical analysis
Various wet - Bath temperature Temperature monitors
material etches Bath uniformity Particle counters
Etch profiles
Ion Implant Elemental Implant power 4pt probe
implants Implant dose Particle counters
Implant uniformity Internal machine monitors
Various beam param. Spreading resistance
Cleanliness
Contamination
Table t6 (cont.) - Fabrication Survey
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APPENDIX B - MASK MAKING PROCEDURES
The following appendix contains details of the mask making
procedures used to generate both the master lOx reticle and the lx
mask reticle.
MANN PATTERN GENERATOR 3000
AUTO Mode
Flash Intensity - B
MANN PHOTOREPEATER 3000
CONTROLUNIT
Exposure spacing - 300mils
Exposures/row - 12
Flash Mode
Shutter - AUTO
Shutter Exposure - xlO (2.3)
Lamp Trigger - A
AUTO STOP Mode
Skip Row Disabled
RUN Mode
FLASH UNIT
Feed/Step - Disabled
Flash Intensity - MED (3.5
AUTO Mode
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MASK MAKING
Mask
Master Reticle
Developing ID #
Mask
Developing ID#
CC Normal 040-01-1R
OXIDE Normal 040-02- IR
DIFF Normal 040-03-1R
METAL Normal 040-04- IR
EXTRA Normal 040-05-1R
NORMAL Developing procedure
1) Developer 4 minutes
2) Stop
3) Fixer
4) Dl rinse
5) blow dry
20 seconds
2 minutes
2 minutes
Normal 040-01 -1M
Reverse 040-02-1M
Normal 040-03-1M
Reverse 040-04-1M
Reverse 040-05-1M
REVERSE Developing procedure
1) Developer 20 minutes
2) Dl rinse
3) Bleach
4) Dl rinse
5) Clear
6) Dl rinse
7) blow dry
8) Green light
9) Developer
10) Stop
11) Fixer
12) Dl rinse
13) blow dry
2 minutes
5 minutes
30 seconds
5 minutes
30 seconds
30 seconds
5 minutes
15 seconds
2 minutes
2 minutes
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Dl water -
Developer
Stop -
Fixer -
Bleach -
Clear
distilled water
4 parts Dl water
1 part Kodak HRP developer
1 part Kodak Indicator STOP Bath
62 parts Dl iter
Premixed sc don
1 liter Dl water
9.5gm Potassium Dichronate (K2Cr207)
12ml Sulfuric acid (H2SO4)
1 liter Dl water
90gm Sodium Sulfate (NaS03)
CB-1
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APPENDIX C - CAPACITOR ALGORITMS
The following appendix contains the theory and algorithms
used for evaluating the capacitor test structures and is integrated
into the CV test system. In particular these include (1) CV tests, (2)
CVBT tests, (3) CT tests, (4) ZERBST tests and (5) DOPING PROFILE
tests. Examples of Process 1 devices are included for each.
T - Temperature (K)
k - Boltzman's constant
q - Electronic charge (Q)
Eox - Dielectric constant of silicon dioxide
Esi - Dielectric constant of silicon
E0 - Permittivity of free space (F/cm)
Cox - Silicon dioxide capacitance (F)
Cmin - Inversion capacitance
A - Capacitor area (cm2)
CV Test
From capacitance versus voltage curve starting from an
inversion condition to an accumulation condition:
Band Gap (V) - Eg = 1.1785-(9.025 * 10-5)T-(3.05 *
10"7)T2 [6]
Intrinsic carrier Concentration - (cm'3)
Ni = 2.51 * IO19 (P3/4) * ((T/300)3'2)
* EXP(-Es/2kT> [7]
P1/2=0.81577+(3.4353*103)*T*[l-T/437.6+(T/814.2)2+(T/1356)3]
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Work Function (V) Wf = 1/2 (-Eg)
= 1/2 (+Eg)
N-poly gate
P-poly gate
= l/2(-0.22-Eg) Aluminum gate
[8]
Oxide thickness (cm) -
Depletion depth -
at inversion (cm)
Substrate -
Concentration (cm-3)
Fermi level (V) -
Flat band -
Capacitance (Cfb)
Tox = E0XE0A/C0X [9]
Wmax = EsiE0A/Cmin - EsiTox/Eox [ 1 0]
Ns = [4EsiE0kTln(Ns/Ni)]/(Wmax2q) [11]
Xb = kTln(Ns/Ni)
Cn, = (EoxE0A)/(Tox + P)
[12]
[13]
P = (Eox/Esi) * SQRT[(kTEsiE0)/(qNs)]
The flat band voltage (Vfb in Volts) is the voltage at which Cfb
was found on the C vs V curve.
Metal-semiconductor
Work function (V)
Wms = Wf + Xb N-type substrate [14]
= Wf - Xb P-type substrate
Fixed oxide - Qss = [Cox(Wms-Vfb)]/(qA) [15]
charge (Q/cm2)
Threshold voltage (V) Vt = Vfb + P [16]
= Vfb-P
P = 2Xb + (A/Cox)SQRT[4E0EsiqNsXb)
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CVBT Test
Two CV tests are performed. The first test is an initial test.
The second test is performed after the capacitor has been subjected
to a bias temperature stress cycle - typically this is +/- 10VDC for 5
minutes at 250C.
Mobile ions - Nl = Cox (Vfb2 - Vfbi)/qA
in Oxide (Ions/cm2)
[17]
Where: Vfbi - Flat-band voltage from initial CV curve
Vfb2 - Flat-band voltage after bias temperature stress
CT Test
Pulse capacitor from accumulation to deep depletion and
monitor time required for capacitor to relax to the inversion
capacitance. The time to recover is called the Storage Time.
Zerbst Test
Using the data from a CT test, plot - d/dt(Cox/C)2 vs (Cmin/C - 1)
and from this curve:
Bulk lifetime (Sec) - Tg = (-2CoxNi)/(Slope CminNs)
Surface Generation - S0 = (Intercept EsiE0Ns)/(-2C0xNi)
Velocity (cm/sec)
[18]
[19]
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Donant Profiling Test
From a deep depleted, pulsed CV plot (do not allow electron
hole pairs to collect at the surface):
Define: Ns - Electron concentration at surface
Nfb- Electron concentration at flatband
Gl = + (kT/q) * [(CCox)/Cox-C)]2 * d/dV(l/C2) P-type wafer [20]
= - (kT/q) * [(CCox)/C0x-C)]2 * d/dV(l/C2) N-type wafer
= -2G/(1-G) +
(1-G)/(W/L)2 [21]
Where G = Ns/Nfb [22]
and W/L = SQRT(G-ln(G)-l) [23]
and 0 =< G <= 1
Solve for G (transcendental function)
G2 = (1/(1-G))[1-2(W/L)2G/(1-G)2] [24]
Bulk - N(W) = 2/(EsiqA2) * [d/dV(l/C2)]-l * G2 [25]
Concentration (cm"3)
Debye Length (cm) L =
[(2kTEsi)/(q2N(W))]1/2 [26]
Depletion Depth (cm) W = L * SQRT(G-ln(G)-l) [27]
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APPENDIX D - PROCESS DETAIL
This section contains the processing detail that was used to
perform the steps shown in fl6 of Section VII.
SUBSTRATES: Silicon
<100> orientation
N-type (phosphorus doped)
7.5-12.5 ohm-cm resistivity
20mils thickness
Monsanto vendor
FULL CLEAN: Scrub wafesrs (MTl scrubber)
APM 15 minutes
Dl soak 1 minutes
HF 2 minutes
Dl soak 2 minutes
HPM 15 minutes
Dl soak 4 minutes
Spin dry 5 minutes
Dl soak - Distilled H20
Scrub - 2000rpm brush scrub 9.0sec
Brush delay 2.0sec
Dl dispense 5.0sec
4000rpm spin 8.0sec
5000rpm spin 9.0sec
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APM - 5 parts H20
1 part H2O2 hydrogen peroxide (30% unstabilized)
1 part NH4OH ammonium hydroxide (27% )
Temperature = 75C
10 parts H20
1 part HF hydrofluoric acid
5 parts H20
1 part H2O2 hydrogen peroxide (30% unstabilized)
1 part HC1 hydrochloric acid (37%)
Temperature = 75C
Spin dry - Digital Equipment Corporation spinner
1500rpm
5 minutes
HF-
HPM-
QUICK CLEAN:
10 minutes
4 minutes
Scrub
H2SO4/H2O2
Dl soak
Spin dry
H2SO4/H2O2-3 parts H202 Hydrogen peroxide (30%)
1 part H2S04 Sulfuric acid (35%)
120
600Ang DRY OXIDE: MARK IV M300 diffusion furnace
Wet O2 purge: 10 minutes
Middle tube
Temperature: 1100C
Dry O2 environment
O 2 flow rate: 8 1pm
Time: 15 minutes
5000Ang WET OXIDE: MARK IV M300 diffusion furnace
Wet O2 purge: 10 minutes
Middle tube
Temperature: 1100C
Wet O2 environment
Bubbler temp.: 100C
O2 flow rate: 2 1pm
Time: 30 minutes
5000A Al DEPOSIT: Consolidated Vacuum Corporation (CVC) Metal
Evaporator.
1 pellet (0.60 grams)
Vacuum = 3 " IO"5 Torr
ALUMINUM ETCH: Phosphoric/Nitric/Acetic acids+ H20 (16:1:1:2)
Temperature: 40C
Time: visual
OXIDE ETCH: Buffered (10:1) HF
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PHOTORESIST MASKING:
GCA Wafertrac for PR application and developing
Kasper Model 2001 lx contact aligner for exposure
Step 1: PR application High pressure scrub
Dehydration bake: Temperature: 350C
Time: 300sec
HMDS (Hexamethyldisilazane) coat
12000A Photoresist coat
Pre-bake: Temperature: 90C
Time: 120sec
Step 2: PR exposure Using appropriate mask and Kodak 820 resist
Energy = 55mJ = Lamp Intensity * Time
Step 3: PR developing Develop photoresist
Post-bake: Temperature: 140C
Time: 120sec
For aluminum films - No high pressure scrub
250C Dehydration bake
No HMDS application
HMDS coat: Dispense: 2.0sec, 500rpm
Spin: 60.sec, 5000rpm
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Photoresist coat: Dispense: 1.5sec, Orpm
Spin 5.0sec, 500rpm
Spin 20. sec, 5000rpm
Develop PR: Dl pre-wet 5.0sec
Dispense 7.0sec, Orpm
Soak 23.sec, Orpm
Dl rinse 30.sec, 500rpm
Spin 20.sec, 500rpm
>HOTORESIST STRIP: TEGAL Plasmaline asher
O2 flow rate: 1.5 1pm
Forward Power: 275 Watts
Reflected Power: <10 Watts
Pressure: <2.5 torr
5PIN-ON DOPANT: Apply liquid dopant with syringe
Using Headway Research Ine photoresist
spinner (Model 1-EC101-R485)
Spin: 30 sec, 3000rpm
This yields approximately 2000A of dopant to surface
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DOPANT DRIVE-IN: MARK IV M300 diffusion furnace
Top tube
Temperature: 1100C
N2 environment
N2 flow rate: 5 1pm
Time: 30 minutes
This yields a erfc distributed diffusion of approximately luM
SINTER: MARK IV M300 diffusion furnace
Temperature: 450C
Forming Gas environment
Flow rate: 5 1pm
Time: 30 minutes
Forming Gas: 90% N2
10% H2
124
APPENDIX E - PROCESS 1 DATA
The following section contains examples of selected detailed
data from Process 1 devices.
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DATE : 1 1 / 1 0/87
RUN : TEST 1
WAFER : 0 4-
PROCESS 1
PAGE 1 OF 2
< CflPI > UDPU1 UDPU2 UJ30.100 LU15 1000 <---cone--> <SERP-~>
CHIP Jul
XX:YY (BNG)
200 100 600 BOO
>
Rhosl Rhos2 Delta linewidth 5 10 15 s 10 15
(Phns/sc (rfl) (un> (Oner Short pr Resistive)
20:20 671 7.67 7.68 7.36 7.21 -3.00 -2.00 -10.00 -10.00 S s 0 ! 0 s r :
21:20 660 8.00 7.80 7.57 -1 00 1.11 .72 -50.00 -30.00 R R R ! 0 R R 1
22:20 667 7.11 7.17 7.36 1 20 .23 1.75 -10.00 -30.00 R S R i 0 R R 1
23:20 660 7.16 7.50 7.02 2 21 1.18 2.57 50.00 -50.00 R S S 1 0 R R !
21:20 616 8.02 7.67 7.23 6 57 .16 .27 -50.00 -50.00 R R R 1 0 S S 1
25:20 615 7.63 7.36 7.10 1 32 -3.00 -3.00 -10.00 -10.00 S S R 1 0 R R i
20:21 662 7.81 7.72 7.16 -1 00 .13 3.10 -10.00 -50.00 0 S S : o R R i
21:21 661 7.72 7.72 7.52 -1 00 3.62 .07 -10.00 -3.31 S 0 R 1 0 R R !
22:21 675 7.17 7.22 -1.00 7 26 .07 .07 -10.00 -1.68 S S S i 0 S R 1
23:21 1 615 7.17 7.75 7.16 6 50 -3.00 -3.00 -10.00 -10.00 S 0 S 1 0 R R :
21:21 1 636 7.80 7.71 7.36 -1 00 -1.00 .09 -50.00 -20.00 S s S 1 0 R R 1
25:21 ! 639 7.51 7.60 7.12 6 99 .13 .10 -50.00 -50.00 R s s i 0 R R :
20:22 1 619 8.00 7.82 -1.00 7 11 .08 .93 -30.00 -50.00 S 0 s : o R R i
21:22 ! 728 7.22 -1.00 6.71 -1 00 .09 .06 -50.00 -1.83 S R R 1 0 R S 1
22:22 1 611 7.97 7.30 3.69 -1 00 -3.00 .09 -50.00 -50.00 R R 0 1 0 R R I
23:22 i 633 7.69 7.80 7.10 -1 00 .05 .05 -50.00 -50.00 5 R 0 I 0 S R 1
21:22 ! 626 7.90 7.71 7.38 -1 00 -3.00 -3.00 -10.00 -10.00 S S S i s S S !
25:22 i 635 7.62 7.70 -1.00 -1 00 -3.O0 .07 -1.19 -50.00 5 S S 1 0 R R 1
20:23 I 611 8.01 7.81 7.59 7 18 .06 -1.00 -10.00 -50.00 R S S 1 s R S 1
21:23 1 631 6.22 7.96 7.72 7 61 .11 .22 -10.00 -50.00 S S R : o R R :
22:23 i 625 8.23 7.96 -1.00 7 60 .09 .98 -50.00 -50.00 S 5 5 i 0 R R 1
23:23 i 621 6.32 8.03 7.78 -1 00 .05 .32 -50.00 -50.00 S R 5 1 0 0 0 1
21:23 ! 691 7.00 -1.00 6.91 -1 00 6.77 .26 -50.00 -50.00 S R S : o S R 1
25:23 ! 710 7.12 -1.00 -1.00 6 58 -1.00 -3.00 -10.00 -10.00 S S S i 0 R S 1
20:21 I 611 8.01 7.77 5.53 -1 00 .05 .71 -10.00 -50.00 S S S : o R 5 1
21:21 ! 65B 7.79 7.59 -1.00 7 19 1.85 1.70 -10,00 -50.00 S S 0 : o R S 1
22:21 ! 620 8.33 B.02 1.09 7 66 .19 -3.00 -50.00 -50.00 S S R 1 0 R S 1
23:21 I 619 8.35 8.01 -1.00 7 69 -3.00 -3.00 -10.00 -10.00 S S 5 i 0 R R i
21:21 ! 617 8.21 8.01 -1.00 -1 00 -3.00 .08 -8.91 -50.00 R S R : o R R !
25:21 i 621 -1.00 7.91 -1.00 7 56 -1.00 -3.00 -10.00 -10.00 5 S S 1 s R R :
20:25 1 650 7.93 7.66 -1.00 -1 00 .06 .07 -50.00 -50.00 R 0 s : o R R :
21:25 631 8.12 7.82 7.61 7 19 .05 -1.00 -10.00 -50.00 S 5 s 1 0 R R 1
22:25 622 8.25 7.96 -1.00 -1 00 -3.00 .10 -20.00 -20.00 S S s ! 0 S s :
23:25 623 8.18 7.85 -1.00 7 55 .09 .07 -6.68 -2.63 S S s i 0 R S i
21:25 619 6.21 7.96 7.71 7 56 -3.00 .06 -10.00 -3.93 5 R s : o S s :
25:25 621 8.18 7.89 7.58 7 18 -3.00 .09 -50.00 -50.00 S S s i s R S !
Table t7 - Process 1 Data Output
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DATE
RUN
WAFER
PROCESS
PAGE 2 OF
11/1 0/87
TEST 1
04
1
Parameter Jko. Std X JL Z-1 1-2 H H fcL
TDX1 - CflPl <flnfl) 617.19 26.99
FC6P1.200 - CflPl (HU/cn) 7.85 .37
rCRPI.100 - CflPl fllU/cn) 7.76 .21
IWUOO - CflPl OHI/cn) 6.99 1.06
ftflPI.800 - CflPl (HU/cn) 6.77 1.13
SHEETRH01 - U0PU1 (Ohns/sq) 1.01 1.88
SHEETRH02 - U0PU2 (Ohns/sq) .68 1.15
LU15.1000 - LU15.1000 (utl) -3.28 1.21
LU30JOD - LU3OJ00 (il) -5.67 1.01
C0HB5 - CH1B5/C0HB10 (S.O.R) 0.00 0.00
CO1B10 - conss/coriBio <S,0,R) 0.00 0.00
C0HB15 - C0H815/SERP5 (S.0.R) 0.00 0.00
SERP5 - C0H81S/SERPS (S,0,R> 0.00 0.00
SERP10 - SERP10/SERP15 (S.0.R) 0.00 0.00
SERP15 - SERP10/SERP15 (S.0.R) 0.00 0.00
lest tine 1079.98 Sec
lest tine per die * 30 Sec
liafer type N
Capacitance Range = 200 pF
U0PU1 forcing current s .10
MJPU2 forcing current .1 fl
UI30JOO forcing current .1 fl
tUI 5.1000 forcing current .1 fl
C0HIRES forcing current .1 fl
Minim* oxide defect density 93 DEF/cn2
36.00
35.00
33.00
21.00
21.00
22.00
26.00
5.00
3.00
0.00
0.00
0.00
0.00
100.0
97.2
91.7
66.7
58.3
61.1
72.2
13.9
8.3
0.0
0.0
0.0
0.0
0.0
0.0
0.0
2.8
8.3
33.3
11.7
6.3
5.6
19.1
22.2
72.2
66.7
63.9
11.1
22.2
33.3
0.0
0.0
0.0
0.0
0.0
0.0
2.6
5.6
2.8
2.8
11.1
11.1
88.9
2.6
2.8
0.0
0.0
0.0
0.0
0.0
30.6
19.1
5.6
2.8
25.0
22.2
25.0
0.0
75.0
63.9
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
25.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
55.6
38.9
0.0
0.0
0.0
0.0
0.0
0.0
Table t8 - Process 1 Statistics Output
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APPENDIX F - PROCESS 2 DATA
The following section contains examples of selected detailed
data from Process 2 devices.
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DATE
RUN
WAFER
PROCESS
PAGE 1 OF
11/1 0/87
TEST2
04
2
CHIP
HXW
<
loxl
(RNG)
CflPl
200 100 60
( <Hu/cn2)
-->
20:20
21:20
22:20
23:20
21:20
25:20
20:21
21:21
22:21
23:21
21:21
25:21
20:22
21:22
22:22
23:22
21:22
25:22
20:23
21:23
22:23
23:23
21:23
25:23
20:21
21:21
22:21
23:21
21:21
25:21
20:25
21:25
22:25
23:25
21:25
25:25
306?
3993
3931
3881
3691
3913
1106
1007
1089
3929
3911
3912
1137
1055
3995
3962
3951
3989
1217
1132
1069
1061
1036
1053
1267
1192
1137
1108
1106
1126
1339
1261
1212
1190
1189
1198
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -1.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 OO -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
.00 -2 00 -2 00 -2.
UDPU1 UDPU2
Rhosl Rhos2
(Ohns/souare)
LU30.100 LU1 5.1000
Delta linewidth
(il) (ufl)
00
00 I
00
00
00
-3.00
-3.00
.26
.07
-3.00
-3.00
-3.00
-3.00
.06
-3.00
-3.00
.09
-3.00
-3.00
.06
.05
-3.00
-3.00
.66
-3.00
.13
.78
-3.00
.19
.05
.32
.52
.51
.10
.23
-3.00
-3.00
.15
.06
.07
.16
6.19
6.27
3.56
-3.00
-3.00
-3.00
-3.00
.16
-3.00
-3.00
-3.00
-3.00
-3.00
.17
-3.00
-3.00
-3.00
-3.00
-3.00
-3.00
-3.00
.05
.05
1.30
-3.00
.05
-3.00
-3.00
-3.00
-3.00
.05
-3.00
.05
-3.00
-3.00
-3.00
<COMB>
5 10 15
(Open. Short
(SERP>
5 10 15
or Resistive)
10.00
iO.OO
10.00
iO.OO
0.00
0.00
0.00
IO.OO
0.00
0.00
0.00
-50.00
-10.00
-50.00
-50.00
-.15
-10.00
-10.00
-50.00
-10.00
-50.00
-50.00
-.11
-50.00
-50.00
-50.00
-50.00
-50.00
-50.00
-50.00
-50.00
-10.00
-50.00
-50.00
-50.00
-50.00
-50.00
-50.00
-30.00
-30.00
-10.00
-10.00
-10.00
-30.00
-30.00
-10.00
-10.00
-30.00
-10.00
-30.00
-30.00
-30.00
-10.00
-10.00
-50.00
-10.00
-30.00
-30.00
-30.00
-30.00
-50.00
-50.00
-50.00
-30.00
-30.00
-30.00
-50.00
-10.00
-50.00
-50.00
-30.00
-30.00
! R R R
! R R R
I R R R
! R R R
I R R R
I R R
I R R
! R R
! R R
I R R
R R
R R
R R
R R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R R R
R R R
R R
I R R
R
R
R
R
R
R
R
R
R
R RR
R R R
R R R
R R R
R R R
R R R
0
I 0
I 0
I 0
I 0
I 0
I 0
I 0
I 0
i 0
i 0
I 0
I 0
I 0
I 0
I 0
0
0
0
0
0
0 0
R I
R I
R i
R I
R I
0 I
R I
R !
R i
0 I
R i
R I
R
R
R
R
0
0
R
R
R
0
R
R
R
R
R
R
R
R
R
R
R
R I
R I
R !
Table t9 - Process 2 Data Output
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DATE
RUN
WAFER
PROCESS
PAGE 2 OF 3
< CBP2 >
CHIP Tox2 200 100 600 800 To*1-lox2
KK:VY (AN6) ( - (IWcn2> (HNG)
20:20 3550 -2.00 -2.00 -2.00 -2.00 I -1 !
21:20 3121 -2.00 -2.00 -2.00 -2.00 i 569 :
22:20 3367 -2.00 -2.00 -2.00 -2.00 I 561 i
23:20 3326 -2.00 -2.00 -2.00 -2.00 I 553 i
21:20 3330 -2.00 -2.00 -2.00 -2.00 I 561 1
25:20 3355 -2.00 -2.00 -2.00 -2.00 I 558 1
20:21 3530 -2.00 -2.00 -2.00 -2.00 576 1
21:21 3121 -2.00 -2.00 -2.00 -2.00 586 i
22:21 3362 -2.00 -2.00 -2.00 -2.00 727 !
23:21 3336 -2.00 -2.00 -2.00 -2.00 593 1
21:21 3338 -2.00 -2.00 -2.00 -2.00 576 !
25:21 1573 -2.00 -2.00 -2.00 -2.00 -1 1
20:22 I 3578 -2.00 -2.00 -2.00 -2.00 559 1
21:22 i 3168 -2.00 -2.00 -2.00 -2.00 587 i
22:22 I 3379 -2.00 -2.00 -2.00 -2.00 616 1
23:22 ! 3365 -2.00 -2.00 -2.00 -2.00 597 !
21:22 I 3371 -2.00 -2.00 -2.00 -2.00 583 1
25:22 ! 3161 -2.00 -2.00 -2.00 -2.00 525
20:23 I 3635 -2.00 -2.00 -2.00 -2.00 582
21:23 ! 3170 -2.00 -2.00 -2.00 -2.00 662
22:23 ! 3125 -2.00 -2.00 -2.00 -2.00 611
23:23 ! 3127 -2.00 -2.00 -2.00 -2.00 631
21:23 I 3159 -2.00 -2.00 -2.00 -2.00 577
25:23 I 3512 -2.00 -2.00 -2.00 -2.00 !
51'
20:21 1 3678 -2.00 -2.00 -2.00 -2.00 ! 5t
21:21 ! 3601 -2.00 -2.00 -2.00 -2.00 I 5s;
22:21 1 3513 -2.00 -2.00 -2.00 -2.00 j 591
23:21 i 3530 -2.00 -2.00 -2.00 -2.00 ! 578
21:21 I 3522 -2.00 -2.00 -2.00 -2.00 i 586
25:21 I 3198 -2.00 -2.00 -2.00 -2.00 I 628
20:25 I 3706 -2.00 -2.00 -2.00 -2.00 I 633
21:25 I 3700 -2.00 -2.00 -2.00 -2.00 I 561
22:25 ! 3682 -2.00 -2.00 -2.00 -2.00 I 530
23:25 I 3621 -2.00 -2.00 -2.00 -2.00 1 566
21:25 ! 3151 -2.00 -2.00 -2.00 -2.00 ! 738
25:25 ! 3326 -2.00 -2.00 -2.00 -2.00 1 B72
11/1 0/87
= TEST2
: 04
2
Table t9 (cont.) - Process 2 Data Output
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DATE : 1 1 / 1 0/87
RUN : TEST2
WAFER : 04
PROCESS : 2
PAGE 3 OF 3
Parameter Ova Std H ZN M X-2 X-3 M 1-5
TOM - CflPl (flng) 1015.83 205.36 36.00 100.0 0.0 0.0 0.0 0.0 0.0
rCftPI.200 - CflPl (tlU/cn) 0.00 O.OO 0.00 0.0 0.0 100.0 0.0 0.0 0.0
FCAPMOO - CflPl (HU/cn) 0.00 0.01! 0.00 0.0 0.0 100.0 0.0 0.0 0.0
FCAP1.600 - CRP1 (MU/cn) 0.00 0.00 0.00 0.0 0.0 100.0 0.0 0.0 0.0
FCAP1J00 - CAP1 (HU/cn) 0.00 O.OC 0.00 0.0 2.6 97.2 0.0 0.0 0.0
SHEEIRH01 - U0PU1 (Ohns/sq) .27 .23 20.00 55.6 0.0 0.0 11.1 0.0 0.0
SHEE1RH02 - U0PU2 (Ohns/sq) 1.66 2.15 it. 00 30.6 0.0 0.0 69.1 0.0 0.0
LU15J000 - LU15.1000 (ufl) 0.00 O.OC -.00 0.0 27.8 0.0 17.2 0.0 25.0
UI30.1OO - LU30.1O0 (ifl) -.13 .o: 2.00 5.6 27.8 0.0 8.3 2.8 55.6
T0K2 - CBP2 (flng) 3509.11 215.92 36.00 100.0 0.0 0.0 0.0 0.0 0.0
T0XW0X2 - CAP1/CRP2 (Rng) 601.06 66.9! 31.00 91.1 5.6 0.0 0.0 0.0 0.0
fCRP2_200 - CP2 (HU/cn) 0.00 o.ot 0.00 0.0 0.0 100.0 0.0 0.0 0.0
FCAP2.100 - CAP2 (HU/cn) 0.00 0.01 0.00 0.0 0.0 100.0 0.0 0.0 0.0
rCHP2.600 - CAP2 (HU/cn) 0.00 0.01 O.OC 0.0 0.0 100.0 0.0 0.0 0.0
FCRP2.B00 - CRP2 (HU/cn) 0.00 o.ot) O.OO 0.0 0.0 100.0 0.0 0.0 0.0
C0HB5 - CB1B5/C0HB10 (S.O.R) 0.00 0.01 0.00 0.0 0.0 0.0 100.0 0.0 0.0
C0HB10 - COHfiS/COHBIO (S.O.R) 0.00 D.0I) 0.00 0.0 0.0 0.0 100.0 0.0 0.0
C0HB15 - C0HB15/SERP5 (S.O.R) 0.00 0.H 0.00 0.0 0.0 0.0 100.0 0.0 0.0
SERP5 - C0HB15/SERP5 (S.O.R) 0.00 0.0 1 0.00 0.0 0.0 97.2 2.8 0.0 0.0
SERP10 - SERP10/SERP15 (S.O.R) 0.00 0.011 0.00 0.0 0.0 61.1 38.9 0.0 0.0
SERP15 ~ SERP10/SERP15 (S.O.R) 0.00 0.0 ) 0.00 0.0 0.0 13.9 86.1 0.0 0.0
Test tine 1263.12 Sec
Test tine per die 35.09 Sec
Uafer type N
Capacitance Range 50 pF
UDPU1 forcing current * .1 fl
U0PU2 forcing current .1 fl
LU30.100 forcing current .1 fl
LU15.1000 forcing current ,1 fl
C0H1RES forcing current .1 R
Hininun oxide defect density 1 0F/cn2
Table tlO - Process 2 Statistics Output
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Figure f35 - T0X1 Wafer Map
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Figure f36 - TOX2 Wafer Map
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APPENDIX G - PROCESS 3 DATA
The following section contains examples of selected detailed
data from Process 3 devices.
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DATE * 1 1 /08/87
RUN : PROC3
WAFER ; 0 1
PROCESS 2 3
PAGE 1 OF 3
UDPU1uir UDPU2 LU30.100 LU15 1000 <- -core > <SERP- -->
CHIP
JCXiVY
Toxl
(ANG)
200
(
100 600
-- <hVcn2) ~
600
- >
Rhosl Rhos2
(Ohnp/piuare)
Delta linewidth
(ifl) (ufl)
5 10
(Onrn.
15
Short
5 10 15
or Resistiue)
20:20 3256 -2.00 -2.00 -1.00 -2.00 13.11 12.71 -50.00 .96 R 0 0 1 0 R R 1
21:20 3233 -2 00 -2.00 -2.00 -2 00 13.35 13.05 1.33 2.86 R 0 0 1 S R R 1
22:20 3232 -2 00 -2.00 -2.00 -2 00 13.77 13.00 1.63 3.27 R R R ! R R R 1
23:20 3105 -2 00 -2.00 -1.00 -2 00 13.50 13.10 2.30 1.19 R R 0 1 R R R 1
21:20 3335 -2 00 -2.00 -1.00 -2 00 13.50 12.71 1.16 3.12 R R 0 1 R R R 1
25:20 3210 -2 00 -1.00 -1.00 -2 00 12.60 13.05 1.57 3.38 R R 0 1 S R R 1
20:21 3218 -2 00 -2.00 -1.00 -2 00 13.32 12.36 -50.00 .98 R 0 0 1 0 0 S 1
21:21 3168 -2 DO -2.00 -1.00 -1 00 13.32 13.00 1.52 3.15 R R 0 1 R R R 1
22:21 3210 -2 00 -2.00 -1.00 -2 00 13.23 13.05 2.01 3.85 R 0 R 1 R R R i
23:21 3220 -2 00 -2.00 -1.00 -2 00 13.23 12.55 .86 3.32 R R R 1 R R R 1
21:21 3203 -2 00 -2.00 -1.00 -2 00 13.32 13.05 2.18 1.12 R R R I R R R 1
25:21 3359 -2 00 -2.00 -1.00 -2 00 13.11 12.71 -50.00 3.53 R R R 1 R R R 1
20:22 3282 -2 00 -2.00 -1.00 -1 00 13.50 11.95 -50.00 .01 R R 0 1 0 R R 1
21:22 3251 -2 00 -2.00 -1.00 -2 00 13.50 13.19 2.30 1.05 R 0 0 1 R R R i
22:22 3127 -2 00 -2.00 -1.00 -2 00 13.77 12.91 1.76 3.89 R 0 0 ! R R R i
23:22 3151 -2 00 -2.00 -1.00 -2 00 13.05 13.31 2.86 1.83 R R 0 i R R R i
21:22 3377 -2 00 -2.00 -1.00 -2 00 13.50 10.67 -50.00 .99 R R 0 1 R R R I
25:22 3171 -2 00 -2.00 -1.00 -2 00 13.10 28.52 -50.00 -50.00 R R R 1 R R R 1
20:23 3321 -2 00 -2.00 -1.00 -1 00 13.05 12.61 -50.00 1.08 R R R i 0 0 R 1
21:23 3262 -2 00 -2.00 -1.00 -2 00 13.32 13.75 3.17 1.75 R R 0 i R R R :
22:23 3215 -2 00 -2.00 -1.00 -1 00 13.23 13.00 1.91 1.07 R 0 0 1 0 R R i
23:23 3219 -2 00 -2.00 -1.00 -2 00 13.23 12.81 1.72 3.99 R 0 0 i R R R 1
21:23 3281 -2 00 -2.00 -1.00 -2 00 13.11 13.18 3.39 1.87 R R 0 1 R 0 R i
25:23 3115 -2 00 -2.00 -1.00 -1 00 3.96 13.19 1.9S 1.20 R R 0 ! 0 R R :
20:21 3252 -2 00 -2.00 -1.00 -1 0D 13.59 12.90 -50.00 .12 R 0 0 1 0 R R 1
21:21 3209 -2 00 -2.00 -1.00 -2 0G 13.11 13.11 .99 2.16 R R 0 i R R R 1
22:21 3372 -2 00 -2.00 -1.00 -2 00 11.88 13.65 2.72 1.25 R R 0 1 R R R 1
23:21 3312 -2 00 -2.00 -1.00 -1 00 13.50 13.10 1.39 3.61 R R R I R R R 1
21:21 3185 -2 00 -2.00 -1.00 -2 00 2.99 13.86 3.65 1.91 R R 0 1 R R R 1
25:21 3192 -2 00 -2.00 -1.00 -2 00 13.15 13.30 2.02 1.03 R R 0 1 R R R 1
20:25 3200 -2 00 -2.00 -1.00 -2 00 -2.00 -2.00 -10.00 -10.00 R 0 0 i 0 0 R 1
21:25 3116 -2 00 -2.00 -1.00 -2 00 13.80 13.05 -50.00 .69 R 0 0 1 0 R R 1
22:25 3268 -2 00 -2.00 -1.00 -2 00 13.50 11.10 2.29 3.69 R 0 0 ! R R R i
23:25 3089 -2 00 -2.00 -1.00 -2 00 11.10 13.19 -50.00 2.99 R R R : r R R :
21:25 3092 -2 00 -2.00 -1.00 -2 00 11.01 15.82 5.63 6.07 R 0 R i R R R 1
25:25 3188 -2 00 -2.00 -1.00 -2 00 13.11 8.79 -50.00 -50.00 R R R 1 0 R R 1
Table til - Process 3 Data Output
138
DATE : 1 1 Z08/87
RUN : PROC3
WAFER : 0 1
PROCESS : 3
PAGE 2 OF 3
< C0HT1---> <C0HT2- ) COHIRES/DIODE UMblOiit)
CHIP 3utl 5(11 Tufl 10ifl 12ufl I5ufl Re Fdr Oth Obr
XK:YY (Ooen. Short or Resistive) Ohns kOhns (U) (0)
20:20 1 0 0 R R R r ; 93.26 1.09 .37 86.06 !
21:20 1 0 0 0 R R r : 92.76 1.07 .36 77.00
22:20 1 0 0 R R R R 1 B7.19 1.07 .36 71.55
23:20 ! 0 0 R 1 R R R 1 87.16 1.07 .36 78.11
21:20 i 0 0 R i R R R 1 91.02 1.09 .36 70.32
25:20 i 0 R R 1 R R R i 103.72 1.13 .36 12.98 I
20:21 i 0 0 R 1 R R R ! 91.02 1.01 .36 78.57
21:21 ! 0 0 R : r R R 1 88.10 1.01 .36 76.11
22:21 1 0 0 R i R R R ! B3.29 1.05 .36 76.23
23:21 1 0 0 R I R R R 1 81.21 1.06 .36 75.11
21:21 1 0 R R i R R R I 86.10 1.07 .36 80.91
25:21 I 0 R R i R R R 1 100.79 1.08 .36 78.99 1
20:22 ! 0 0 R 1 R R R 1 89.60 1.03 .37 82.37 !
21:22 ! 0 R R 1 R R R 1 91.60 1.03 .37 76.19 1
22:22 ! 0 R R 1 R R R
' 181.20 1.11 .36 75.97 !
23:22 ! 0 R R i R R R 90.50 1.06 .36 76.85 !
21:22 I 0 R R i R R R 85.80 1.06 .36 77.11 !
25:22 ! 0 R R 1 R R R 91.22 1.07 .36 75.91 !
20:23 ! 0 R R ! R R R 88.10 1.01 .37 78.83 !
21:23 ! 0 R R 1 R R R 87.19 1.02 .37 78.28 !
22:23 1 0 R R 1 R R R 88.10 1.03 .36 77.96 1
23:23 ! 0 R 0 i R R R 89.86 1.06 .36 77.20 !
21:23 ! 0 R R : r R R ! 101.39 1.06 .36 73.13 !
25:23 ! 0 R R : r R R I 91.20 1.07 .36 73.79 I
20:21 I 0 R R 1 R R R 1 91.80 1.02 .36 76.93 I
21:21 ! 0 R R : r R R ! 103.31 1.03 .37 81.52 !
22:21 I 0 R R : r R R I 89.36 1.01 .37 81.77 1
23:21 I 0 R R 1 R R R ! 92.16 1.05 .36 80.11 !
21:21 ! 0 R R ! R R R 1 90.86 1.05 .36 77.82 !
25:21 ! 0 R R : r R R ! 88.92 1.07 .33 79.15 I
20:25 ! 0 R 0 1 0 0 R i -2.00 1.06 .28 75.19 I
21:25 ! 0 R R 1 R R R ! 95.20 1.01 .36 78.72 I
22:25 1 0 R R : r R R 1 96.00 1.05 .36 80.63 I
23:25 1 0 R R i R R R ! 100.79 1.06 .36 80.00 I
21:25 ! 0 R R 1 R R R ! 111.16 1.09 .27 81.38
!
25:25 I 0 R R 1 R R R ! 96.20 1.09 .36
80.77
Table til (cont.) - Process 3 Data Output
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DATE
RUN
WAFER
PROCESS
PAGE 3 OF
1 1 /0S/8V
PROC3
0 1
3
Paraneter flya Std N XN X-1 _fcZ LL M X-5
T0X1 -CRPI(Rng) 3261.75 93.32 36.00 100.0 0.0 0.0 0.0 0.0 0.0
rCAP1.200 - CRP1 (HU/cn) 0.00 0.00 0.00 0.0 0.0 100.0 0.0 0.0 0.0
fCRPMOO - CflPl (HU/cn) 0.00 0.00 0.00 0.0 2.8 97.2 0.0 0.0 0.0
fCRpf600 - CRP1 (HU/cn) 0.00 0.00 0.00 0.0 91.1 5.6 0.0 0.0 0.0
rCBP1~800 - CRP1 (HU/cn) 0.00 0.00 0.00 0.0 19.1 80.6 0.0 0.0 0.0
SHEE1RH01 - U0PU1 (Ohns/sq) 12.80 2.37 35.00 97.2 0.0 2.8 0.0 0.0 0.0
SHEEIRH02 - UDPU2 (Ohns/sq) 13.10 2.B3 35.00 97.2 0.0 2.8 0.0 0.0 0.0
LU15 1000 - LUIS 1000 <ufl> 3.25 1.52 33.00 91.7 2.8 0.0 0.0 0.0 5.6
LU30"l00 - LU30_100 (ul) 2.19 1.03 21.00 66.7 2.8 0.0 0.0 0.0 30.6
C0H1RE5 - C0N1RES (Ohns) 95.21 16.31 35.00 97.2 0.0 2.8 0.0 0.0 0.0
U1H - C0N1RE5 (U) .36 .02 36.00 100.0 0.0 0.0 0.0 0.0 0.0
fDR - CONIRES (kOIra) 1.06 .03 36.00 100.0 0.0 0.0 0.0 0.0 0.0
UBR -COHTRES(U) 77.06 6.51 36.00 100.0 0.0 0.0 0.0 0.0 0.0
C9IB5 - C0HB5/COHB10 (S.0.R) 0.00 0.00 0.00 0.0 0.0 0.0 100.0 0.0
0.0
CB1B10 - C0HB5/C0HB10 (5.0.R) 0.00 0.00 0.00 0.0 0.0 36.1 63.9 0.0
0.0
CU1BI5 - C0HB15/SERP5 (S.0.R) 0.00 0.00 0.00 0.0 0.0 69.1 30.6
0.0 0.0
SERP5 - C0HB15/SERP5 (5.0.R) 0.00 0.00 0.00 0.0 5.6 2?.f 66.7
0.0 0.0
SERP10 - SERP10/SERP15 (S,0,R> 0.00 0.00 0.00 0.0 0.0 11.1 88.9
0.0 0.0
SERP15 - SERP10/SERP15 (S,0,R) 0.00 0.00 0.00 0.0 2.8 0.0
97.2 0.0 0.0
C0HI3 - C0N11 (S.0.R) 0.00 0.00 0.CC 0.0 0.0 100.0
0.0 0.0 0.0
C0NT5 - C0HT1 (S,0,R) 0.00 0.00 0.00 0.0 0.0 27.8
72.2 0.0 0.0
C0N17 - C0NI1 CS.0.R) 0.00 0.00 0.00 0.0 0.0 8.3
91.7 0.0 0.0
C0NT10 - C0HI2 (S.0.R) 0.00 0.00 0.00 0.0 0.0 2.8
97.2 0.0 0.0
C0HI12 - C0N12 (S.0.R) 0.00 0.00 0.00 0.0 0.0 2.8
97.2 0.0 0.0
C0HT15 - C0NI2 (S.0.R) 0.00 0.00 0.00 0.0 0.0
0.0 100.0 0.0 0.0
Test tine
Test tine per die
1790.52 Sec
19.71 Sec
Uafer type H
Capacitance Range = 50 pf
U0PU1 forcing current .01 B
O0PU2 forcing current .01 fi
LU30.100 forcing current - .01 fl
LU15J000 forcing current * .0035 R
COHTlES forcing current = .01 fl
flininun oxide defect density 262 0EF/cn2
Table tl2 - Process 3 Statistics Output
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APPENDTX H - F.RRQR CODE REFERENCE SHEET
This following page contains a printout of the Error Code
Reference Sheet that is available for printout from the DC Automatic
Probing test program. This list is intended to insure that data
acquired from the system is reasonably valid and believable. Notice
that the failure codes are either -1, -2, etc. except for the line width
failure codes which use -10, -20, etc. This is because these
parameters could conceivably have valid data exactly equal to the
error codes which would lead to much confusion. When reading data
output from a typical test or statistics report, the user is expected to
interpret -1 failure codes as -10 etc. for only the line width data.
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Er-i-gr-
ccsle r-cfci-once chart
T0X1 - CftPI (ftnr.)
Code3! -> Meter out of range, leaky cap or no contact
FCftPt 208 - CftPI (Ml'/cm)
[CftPI 4BB - CAP1 (MvVcV)
CftPI EBB - CAPl (Hl'Tc^H
-CftPI BOB - CftPI (Hy/cw)4MUZ
rieleode -I ; H d breakdown is <2Mv7cn
Code -2 > Exceeds measurement capability (100V)
Code -3 -> Bad data - Field breakdown) IBMvVcm
SHEETRH01 - VOPU) (Ohms/so)
sheetrhq; - Oopij; <0hms/is5)
Code -1 -> Short to substrate (R'.20Mohms)
Code -2 -> Open contact <R:20Mohms)
Code -3 -> Exceeds meas capability Umv), R> IBBKOhms/sq or compliance met
LUI15 1000 - LUI5 1000 (uM)
LU3S 108 - LU30 IBB
Code -10 = = > Sheet resistance not known
Code -20 --> Short to substrate <R<2BMohms>
Code -30 --> Open contact ( R>201ohms )
Code -40 > Exceeds meas capability 1 Inv) or compliance met
Code -50 Invalid measurement (Ualue not possible)
tox:
Code
T0X1-T0X2
Code
CAP2 (ftno)
-1 =- Meter out of range .leaky cap or no contact
CAP1/CAP2 (ftno)
-=> Tox from CAP1 or CAP2 bad
FCftP2 20B - CAF2 (MvVcm)
FCftP2 4B0 - CAP2 (Ml'/TiP
rcftr: ebb - Cftr2 <Mi'/cm)
FCftF2 8BB - CftP2 (My/cm)
Code - I ") Field breakdown is <2MV/cm
Code -2 > Exceeds measurement capability (100V)
Code -'.' '> Bad data - Field breakdown) 10MV/cm
CONTRES CONTRES (Ohms!
Code -1 -=> Short to substrate (R;20Mohms)
Code -2 -> Open contact (R)20Mohms>
Ccae -3 -= Exceeds meas capability (ImU) or R)100i.ohms
.-de
Code
?0N7RES (I1)
"
Short to substrate <R<20Mohms)
-; Open contact (R)2BMohms)
> Threshold > 10V
FDR CONTRES UOhms)
> Short to substrate (R<20Mohms >
==) Open contact (R>2BMohms)
) Exceeds meas capability (ImW) or R>100kohms
Code -1
Code -2
Code -3
COTi
CONTRES (V)
--y Short to substrate (R<20Mohms)
=> Open contact (R>20Mohms)
> Vbr 100V
ME 1 b
COMES/COMBIB IS.
C0MEE/COMB1B (S.
.R)
SI
sT^FT
grjpia
C0MB15/SERP5 (L
C0MB15/SERP5 ('.'.
O.R)
SERP1B/SERPI5 ' : .O.R)
- SERP10/SERP15
C0NT1
COrJT 1 (1
R)
PTr7
TiT
CONT 12
C0NT1 <sdo.R)
CONT? (SlotST
CONT IS
CONTI
cont;
(i
Tl
.O.R)
Code S - Short to substrate
Code 0 Open contact
Code R Resistive contact
<R(20Mchms )
<R)20Mohms )
<R<20Mohms >
Figure 43 - Error Code Reference Chart
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APPENDTX T - TV CUSTOM CIRCIITTRY DETAIL
The following pages contain documentation of the custom
hardware designed to (1) multiplex three different probes for
measurement, (2) select various DC bias voltages for use in bias
temperature stress tests, (3) turn a light, located inside the light tight
box, on or off to establish inversion conditions during testing, (4)
trigger a heat cycle for bias temperature testing and (5) read back a
status byte to determine system status.
Software Codes:
Writing Format: OUTPUT Select_code;"Character_string"
Select code: IEEE-488 address (i.e. 707)
Character_string: P0 Disconnect all probes from cap meter
and activate DC bias settings
(either B0,B1,B2,B3)
PI Connect probe 1 to capacitance meter
P2 Connect probe 2 to capacitance meter
P3 Connect probe 3 to capacitance meter
BO Float probes
Bl Positive DC bias
B2 Negative DC bias
B3 Ground probes
LO Turn off lamp
Ll Turn on lamp
148
L2 Must follow with LO code after 500ms
which will then activate a heat cycle.
Reading Format: ENTER Select_code;String$
Select_code: IEEE-488 address (i.e. 707)
String$ : 1 character long, 8 bit ASCII byte is returned.
Format is as follows.
Bitl 0 - Probe 1 disconnected from capacitance meter
1 - Probe 1 connected to capacitance meter
Bit2 0 - Probe 2 disconnected from capacitance meter
1 - Probe 2 connected to capacitance meter
Bit3 0 - Probe 3 disconnected from capacitance meter
1 - Probe 3 connected to capacitance meter
Bit4,5
Bit 6
Bit 7
0,0 - Probes are floating
1,0 - Positive DC bias
0,1 - Negative DC bias
1,1 - Probes are grounded
0 - Lamp off
1 - Lamp on
0 - Heat cycle completed/'die
1 - Heat cycle active
Bit 8 Always 0
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BIPOLAR MEMORY PRODUCTS
FIELD PROGRAMMABLE LOGIC ARRAY (16x48x8) 82S100 (T.S.J/82S101 (O.C.)
FPLA PROGRAM TABLE
INTEGRATED fUSE LOGIC
SERIES 28
w
3
i S
1
AND i
POLAWTY
T--r- -r -, ,
| -
T
E
R
M
OR
i
s
1
4
1
3
1
2
1
1
1
0 9 e 7 e 5 4 3 2 1 0 7 e
OL
8
ITPl
4
JT(
3 2 i 0
0 Jt L H t rt
1 t H- ff (. ft
2 ft i, <. L. rt
a 3 L t fc. ft f*
ff 4 {. fl.
UJ ff
5 H1 fl_6 r* s:
7 H A.
J 5 5 ii * H- B_
N
C 9 J. A
10 L A
11 L rt
12 V A * 8
13 t A r> rt
14 H ft A A
IS H A f A
16 rt R Pi A
i i H
17
16
19 1
20
e! *
ZI
Oi
: i
I
tm
21
22
23
24
25
26
27
1 Z '** 26
29j
i I!
30j
31
s:
33
34
< mi
1 E
i ?-
u
1 is
n *
IS
35
36
37
36
39
40
41
42
43
"t" 44
45
n, I 1
i *
46
47
oj
z
<< l
s
PIN
NO.
2
0
2
1
2
2
2
3
2
4
2
5
2
e
2
7
2 3 4 9 6 7 e i
0
1
1
i
2
i
3
1
i
1
e
i
7
1u
Ul
ml
X
Ml
<
- i
t
J
m
s
2
Ul
ft
>
t
4
>
1
Vo
e s > 1 1 \3 cn >03- TS cs 11 !sKL 1i!
w Signetics
Table tl3 - U03 FPLA Table
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BIPOLAR MEMORY PRODUCTS
FIELD PROGRAMMABLE LOGIC ARRAY (16x48x8) 82S100 (T.S.)/82S101 (O.C.)
FPLA PROGRAM TABLE
INTEGRATED FUSE LOGIC
SERIES 28
0
! *
o
8
AND -1
POLARITY
-T-r -7 -T
~rm
T
E
R
M
OR
1
s
1
4
1
3
1
2
1
1
1
0 9 6 7 e 6 4 3 2 1 0 7 e
OUTPUT (F,)
rs 4 Ts 2 1 0
0 L L L * a_ ...j
1 L m. L JL ^2 L L ft 21 1
5 E
3 L L L **.'
4 L L L H f~,
-1 ff
} L. L m. t*
3L"
6 L i. L ft \
7 L H L ja_ E ii'
... = m o u. . 6 i- L ft n (i
N
0 9 H A
10 H A
11 L
r- " fi
12
13
14
15
16
i i n
17
ii
is
20
ji r-r-
ZI
Oi
1 1
1 1i is
p jp c
21
22
23
24
25
26
27
26
29
i u
1 %. 1-
30
31
32 r^
33
34
<C|
i li
i . s ;
-i 8*
Mi
35
36
37
36
39
.'
40 ;
X-mS
- +
4;
43
44
i 1
1 '
45
M 46
47
o!
z
PIN
NO
2
0
2
1
2
2
2
3
2
4
2
5
2
6
2
7
2 3 4 5 6 7 e 9 1
0
1
1
1
2
1
3
1
5
1
e
1
7
1
(
Ul
Ul
mi
x .
>
u
a
<
cc
Ul
VV <3 <*> 5 a a * ^ 4
n
4
>
I f8E
a.
iii
S4 Signetics
Table tl4 - U12 FPLA Table
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APPENDIX J - CV TEST PROGRAM
The following section contains the BASIC 2.0 code written to
perform tests on the CV testing system.
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te
20
30
40
50
E0
70
80
90
100 Init
1 10
120
130
140
150
150
170
180
190
200
210
220
230
240
250
250
270
280
290
3OT
310
320
330
340
350
350
370
380
390
400
410
420
430
440
450
460
470
460
490
500
510
520
530
540
550
CV Test System Program
Eric J. Meisenzehl
Revised 07/12/85
DIM A<9,100! ).B(9 J001 ) ,Test*<25 >I25D
DIM Title*! 50 5 ,Z*rS0].Sequence*tS0jrStatusSt50j,Epror$<9)[25j
DIM WaferlHS0].Run*[23j,Date*[25J
Hp4277-7I7
Cv interface-707
OUTPUT Cv_interfacet"P0"
OUTPUT Cv_interfacei"L0"
OUTPUT Cv lnterfacerB0"
graphics Off
printer is 701
PRINT USING "*.K"iCHR*(27)cV"&11L
PRINTER IS I
I
Eox3.453l3E-13 I
Esi-I.03594E-12 I
Q-l .6021E-19
K-8.B171E-5
I Turn probes off
I turn light off
I turn bias off
Oxide permittivity
Silicon permittivity
Electronic charge <C)
I Boltzmann constant <eU/K)
Flagl-1
Flag3"0
Flag40
FOR 1-1 TO 3
Area (I )-0
ToxU )-0
NEXT I
I
Type-"tr
6ateS-"AL"
Number-3
Number$*3"
Ramp_stert-5
Ramp~stop"5
Ramp step.1
T-30-
ncc_voltage"15
I Flag l">oxlde entered 0->area entered
I Flag used In branch at AROX
I Sequence flag used in IDPA6E
I Gate area
I Oxide thickness
I Wafer type
I 6ate type
I Number of ceps to test
I CU ramp start
I CU ramp stop
I CU ramp step
I Temp in Kelvin
I Accumulation voltage
Oep voltage-15 I Depletion voltage
WaiT_time"0 I Wait time in between CU data points
Ct_max200 1 CT cuttoff time
Frequency" 1000 I measurement frequency in Khz
Test_level*-"LO <20mUr ! Test signal level
Doping_dateS"YES" I Print doping profile data pints
Meas
speedS-'SLOU"1 HP4277 measurement speed
I
Clear-CHR< 255 )&CHR*( 75 )
I
Select tests/functionsSS0 Malnmenu: I
570 OUTPUT 2 iClears i
OFF KEY
PRINT TABXY<21 ,1 >CHRS< 129 )&" WELCOME TO THE CU STATION
580
590
)
600
610
520
630
640
650
660
670
680
690
700
71
720
730
740
750
760
770
780
790
"&CHRSM28
PRINT TABXY(30,4M"k0 - CUBT"
PRINT TABXY(30,5)|"k1 - CU TEST"
PRINT TABXY<30,6>i"k2 - CT TEST"
PRINT TABXY(30,7>rk3 - DOPING
PROFILE"
PRINT TABXY<30,8)i"k4 -
ZERBST"
PRINT TABXY(30,10>rk5 - SEQUENCE
TESTS"
PRINT TABXY(30,12>l"k7 - SYSTEM
PARAMETERS-
PRINT TABXY(30,13)|"k8 - SYSTEM DIAGNOSTIC
TEST"
PRINT TABXYt 30,14 >i"k9 - ZERO CAPACITANCE
METER"
I
"CVBT" 60T0 Test cvbt
CU" GOTO Test_cv
., ,._, .. ...._.._
"CT" 60T0 Testct
ON 'EV 3 LABEL "DOPING
PROFILE" GOTO Test_dope
ON f.Zi 4 LABEL
"ZERBST" 60T0 Test zerbst
ON KEY 7 LABEL "SYSTEM
PARAM" GOTD System_param
ON KEY 6 LABEL
"SEQUENCE" GOTO Sequence
ON KEY 8 LABEL "DIAGNOSTICS" 60T0 Diag_test
ON KEY 9 LABEL "ZERO
METER" GOTO Zero_meter
I
ON KEY 0 LABEL
ON KEY 1 LABEL
ON KEY 2 LABEL
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600 GOTO 800
810 I
820 I
III '"Tesuti ,-UjENCE" Sel6Ct ' ,erleS f *"t8
IfS Ii*ie*:":**,# SEQUENCE PROGRAM
SI?. THE SEQUENCE OF THE TESTS YOU WISH TO PERFORM (DO NOT USE COMM?> ,CHR '29 >&Sequence$&CHR< 128>i870 INPUT Sequence!
680 L-LEN( Sequence!)
890 Y-2
900 Flag4-0
910 Z*-*"
920 FOR Z-1 TO L
132 IE Sequence$tZ,Zj"0" THEN TestK Y >-"CVBT"940 IF Sequence*CZ,Zj-"1" THEN TestK Y >-"CU"
950 IF Sequence*! Z,Zl-"2" THEN Test*( Y >-"CT"
?,2 JE Sequence$tZ.Z]-"3" THEN TestK Y )-"DOPING PROFILE"970 IF SequenceStZ THEN Test$( Y >-"ZERBST"
980 X-NUMi Sequenced Z,Z3>
990 IF X>53 OR X<48 THEN 1030
1000 IF X-48 OR X-49 OR X-51 OR X-52 OR X-53 THEN Flag4-1
1010 Y-Y+1
1020 Z*-Z*&*k"&Sequence*[Z,Z]&"
1030 NEXT Z
1040 Sequencee-Z*
1050 OUTPUT 2iCleart|
10S0 IF Y-2 THEN Main_menu
1070 End_sequence-Y-1
1080 I
1090 FOR Z-2 TO End sequence
1100 PRINT USING "OO.K.K'i'TEST *" |Z-1 1"-" lTest*( Z )
1110 NEXT Z
1120 I
1130 BEEP
1140 INPUT "ENTER OK TO CONTINUE" ,Z*
1150 IF ZS-'OK" THEN Idpage
1 160 60T0 Main menu
1170 I
1180 I SYSTEM f^.sETERS
1190 I
1200 I
1210 Systen_param: ! Alter system global parameters
1220 OUTPUT 2 iClear* t
1230 Menu*-"SYSTEM PARAMETERS"
1240 OFF KEY
1250 PRINT TABXY(2S,0)|CHRS( 129 )&" SYTSTEM PARAMETERS "&CHRK 128 >
1260 PRINT TABXY(?C F'i"k0 - AMBIENT TEMPERATURE <C> - "iT-273
1270 PRINT TABXY'iJ .-. : t " k 1 - ACCUMULATION UOLTAGE <U> - "lAcc voltage
1280 PRINT TAB> ><tii,'i) I "k2 - DEPLETION UOLTAGE (V) - " iDep~voltage
1290 PRINT TA6Xi'<20,B>i"k3 - MEASUREMENT FREQUENCY (KHz) - "iFrequency
1300 PRINT TABXY(20,9)i"k4 - UOLTAGE SETTLING TIME (SEC) - "|Uait_time
1310 PRINT TABXY(20.10)i"k5 - TEST SIGNAL LEUEL - " iTest_level*
1320 PRINT TABXY(20J1 )|"k6 - CT CUT-OFF TIME (SEC) - "iCt max
1330 PRINT TABXY(20.12)i"k7 - WAFER TYPE Slype*
1340 PRINT USING "/ ,19X i "k8 - RETURN TO MAIN
MENU"
1350 I
1360 ON KEY 0 LABEL "TEMPERATURE" 60SUB Temperature
1370 ON KEY 1 LABEL "ACC UOLTAGE" 60SUB Acc_voltage
1380 ON KEY 2 LABEL "DEP UOLTAGE" GOSUB Dap voltage
1390 ON KEY 3 LABEL
"FREQUENCY" GOSUB Frequency
1400 ON KEY 4 LABEL "SETTLING
TIME" 60SUB Wait_time
1410 ON KEY 5 LABEL "TEST LEUEL" GOSUB Test_level
1420 ON KEY 6 LABEL "CT
TIME" 60SUB Ct_max
1430 ON KEY 7 LABEL "WAFER
TYPE" GOSUB Type
1440 ON KEY 8 LABEL "MAIN
MENU" GOTO Maln_menu
1450 ON KEY 9 LABEL "MORE
>" 60T0 More
1460 DISP
1470 I
1480 60TO 1360
1490 !
1500 I
1510 More: I More system parameters
1520 OUTPUT 2iClear*i
lltl PRINTETABXY(26,0>|CHR*<129>&" SYTSTEM PARAMETERS "&CHRK 128 )
1550 PRINT TABXY(20,5)i"kS - DOPING DATA PR:i'OUT
"
iDoping_dataS
1550 PRINT TABXY(20,6)i"k6 - MEASUREMENT SPElu
"
iMeas_speed$
1570 I
1580 ON KEY 5 LABEL "DOPING
DATA" 60SUB Doping_data
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1590 ON KEY 6 LABEL "MEAS SPEED" GOSUB Meas speed
1600 ON KEY B LABEL "MAIN MENU" GOTO Main menu
1610 ON KEY 9 LABEL "MORE >" GOTO System_param
1620 I
1630 60T0 1630
1640 I
1650 I
1660 I
1670 Test_cvbt: I
1680 TestK 1 )-"CVBT"
1690 Title*-" CU/BT PR06RAM ..."
1700 GOTO Idpage
1710 I
1720 Test cv: I
1730 TeslK 1 >-"CU"
1740 Title*-"""* CU PROSRAM "
1750 GOTO Idpage
1760 I
1770 Test ct: 1
1780 TesT*(1 )"CT"
1790 Title*-"-"*" CT PROGRAM "
1800 60T0 Idpage
1810 !
1820 Test dope: I
1830 TesTK 1 )-"DOPING PROFILE"
1840 Title*-" DOPING PROFILE PR06RAM "
1850 GOTO Idpage
1860 I
1670 Test zerbst: I
1880 TesT*(1 >-"ZRBST"
1890 Title*-"""* ZERBST PROGRAM """
1900 60T0 Idpage
1910 I
1920 Idpage: I Enter wafer ID/ start test
1930 OUTPUT 2iClear*i
1940 Menu*-"IDPA6E"
1950 OFF KEY
I960 Sequence- 1
1970 OUTPUT Cv lnterfacei'PB"
1980 OUTPUT Cv interfacei"B0"
1990 OUTPUT Cv interfacei"L0"
2000 Title_length-40-LEN(Tltle*)/2
2010 PRINT TABditle length >|CHRK 129 >&Tltle*&CHRK 128 >
2020 PRINT TABXYdl ,4)|"k5 - DATE "iDate*
2030 PRINT TABXY< 11 ,6)|"k6 - RUN "iRun*
2040 PRINT TABXYdl ,8>t "k7 - WAFER ID "iWafer*
2050 IF TestK 1>-"CT" THEN 2180
2060 IF TestK 1 )-"SEQUENCE" AND Flag4-0 THEN 2180
2070 IF TestK 1 (-"BREAKDOWN" THEN 2110 ,
2080 IF Flagl-0 THEN PRINT TABXY( 1 1 . 10 )i"kB - "&CHRK 129 )&"AREA"1CHRK 128fa"/0X
IDE cm2 "|Area( 1 >
2090 IF Flagl-1 THEN PRINT TABXY( 1 1 .1 0 )i "kB - AREA/"&CHRK 129 )&"OXIDE"&CHRK 126
)&" ANG "(Toxd )*1.E+8
2100 IF TestK 1 >-"ZERBST" THEN 2160
2110 PRINT TABXYdl ,12)i"k3 - UOLTAGE RAMP (U) --"T
"
iRamp_start-.
2120 PRINT TABXY< 40,13)1 "STOP "tRamp_stop
2130 PRINT TABXY< 40,14 >i "STEP "iRamp_step
2140 PRINT TABXY(35,15)r *
2150 Points-ABS< ABSiRamp start-Ramp stop >/Ramp_step )
2160 PRINT TA6XY(35.16)|T* DATA POINTS - "iFoints
2170 I
21 80 I
2190 ON KEY 0 LABEL "WAFER TYPE-"lType* 60SUB Type
2200 Z*-UALK Number >
2210 ON KEY 2 LABEL "* CAPS-"&Z* GOSUB Caps
2220 ON KEY 9 LABEL "MAIN
MENU" 60T0 Mam menu
2230 ON KEY 4 LABEL "* START
"" 60T0 Start
2240 ON KEY 5 LABEL
"DATE" GOSUB Date
2250 ON KEY 6 LABEL
"RUN" GOSUB Run
2260 ON KEY 7 LA6EL "WAFER
ID" 60SUB Wafer
2270 IF TestK Sequence
>-"CT" THEN 2190
2280 IF TestK Sequence
(-"SEQUENCE" AND Flag4-0 THEN 2190
2290 ON KEY 8 LABEL
"AREA/OX" 60SUB Arox
2300 IF TestK 1
)-"ZERBST" THEN 2320
2310 ON KEY 3 LABEL
"RAMP" GOSUB Ramp
2320 ON KEY 1 LABEL "GATE-"&6ate* 60SUB 6ate
2330 I
2340 60T0 2190
2350 I
2360 Start: I Start Test
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2370
2380
2390
2400
2410
2420
2430
2440
2450
2460
2470
2480
2490
2500
2510
2520
2530
2540
2550
2560
2570
2580
2590
2600
2610
2620
2630
2640
2650
2660
2670
26B0
2690
K128
2700
2710
2720
2730
2740
2750
2760
2770
2780
2790
2800
2810
2820
2630
2840
2850
2860
2870
2880
2890
2900
2910
2920
2930
2940
2950
2960
2970
2980
2990
3000
3010
3020
3030
3040
3050
3060
3070
3080
3090
3100
3110
3120
3130
3140
3150
OUTPUT Hp4277|"C2U1T1F1P0"
IF Frequency-1000 THEN OUTPUT Hp4277TA4"
IF Frequency<>1000 THEN
OUTPUT Hp4277i*A2"
OUTPUT Hp4277| "FR" iFrequency t "EN"
END IF
IF Test_level*[1 THEN OUTPUT Hp4277i"V2"
IF Test_level*[1 THEN OUTPUT Hp4277i"V1"
IF Meas_speed*-"FAST" THEN OUTPUT Hp4277i"M3"
IF Meas_speed*-"MEDIUM" THEN OUTPUT Hp4277i"M2"
IF Meas speedl-'SLOW" THEN OUTPUT Hp4277i"MI"
IF Testld )-"SEQUENCE TEST" AND Flag4-0 THEN 2560
Flag3-1
IF Aread )-0 AND Tox( I )-0 THEN GOSUB Arox
Flag3-0
FOR 1-1 TO 9
Error( I )-0
NEXT I
!
OUTPUT 2 tClear* i
OFF KEY-
PRINT TABXY(Title_length,3)iCHR*( 131 >&Title*&CHRK 128 >
GOSUB Probe_check
Inltial_time-TIMEDATE
I
I
IF TestK 1 )-"SEQUENCE" THEN I Test sequence loop
FOR Sequence-2 TO End sequence
PRINT TABXY(26,3>|CHRS< 131 )&Tltle*&CHRK 128)
FOR Z-2 TO End sequence
Tit le_length-4B-LEN< "^estK Z ) )/2
PRINT TABXYUitle length ,5+Z )|Testi Z >
IF Z-Sequence THEFJ FRINT TABXY(Title_length ,5+Z (iCHRK 131 (STestK Z (tVCHR
NEXT Z
IF TestK Sequence )-"CUBT" THEN GOSUB Cvbt
IF TestK Sequence >-"CU" THEN 60SUB Cv
IF TestK Sequence )-"CT" THEN GOSUB Ct
IF TestK Sequence )-"DOPINS PROFILE" THEN 60SUB Doplng_prof i le
IF TestK Sequence (-"ZERBST" THEN GOSUB Zerbst
NEXT Sequence
END IF
I
I
Sequence-1
IF TestK 1
IF TestK 1
IF TestK 1
IF TestK 1
IF TestK 1
GOTO Idpage
BEEP
STOP
!
I
1
"CUBT" THEN GOSUB Cvbt
"CT" THEN GOSUB Ct
"CU" THEN GOSUB Cv
"DOPING PROFILE" THEN GOSUB Doping_prof ile
"ZERBST" THEN GOSUB Zerbst
CUBT test algorithmCvbt: I
FOR K1-1 TO 3
IF K1>1 THEN 60SUB Probe_check
FOR L-1 TO Number
I-K1+3*(L-1 )
IF K1-1 THEN Error (L)-0
Bias run-"INITIAL
RUN"
IF KT-2 THEN Bias run*-"POSITIVE BIAS
RUN"
IF K1-3 THEN Bias_run*-"NEGATIUE BIAS
RUN"
OUTPUT Cv interfacei"P"&CHRKL> I
60SUB Cv Hat a
IF ErrorTD-1 AND K1>1 THEN 3070
GOSUB Oxide_cap
GOSUB Data_comp
IF Error(L)-1 AND K1-I THEN 2960
OUTPUT
Cv_lnterfacei'P0"
NEXT L
IF K1-1 THEN OUTPUT Cv_lnterfacei "Bl
" I
IF K1-2 THEN OUTPUT Cv interface!
"B2" I
IF KI-1 OR K1-2 THEN 60SUB Heat_cycle
OUTPUT Cv
interfacei"B0" I Turn bias off
NEXT K1
OUTPUT
Hp4277|"BI0EN"
GOSUB Title
Turn Probe On
Positive bias stress
Negative bias stress
160
3160 GOSUG Cv graph
3170 I
3180 PRINTER IS 701
3190 PRINT CHRK27(fc"&k3S"
?8 ?R.1SJ,,XAfCIf " ""BILE ION CONTAMINATION SUMMARY "3210 Z-LEN(Date*&" "&Run*&" "Wafer*)
illi
Z-Date*6." 'IRunti' "&Wafer*
3230 PRINT TAB(40-Z/2)|Z*
3240 PRINT CHRK27>&"&k0S"
3250 PRINT USING "//"
2?l? "CftPACITOR t MOBILE IONS (I0NS/cm2) FLATBAND SHIFT (mU)
3270 PRINT "
3280 !
3250 Z-0
3300 Avg-0
3310 Avg2-0
3320 FOR 1-1 TO Number
3330 PRINT
3340 IF Error(3*I-2)-1 THEN
3350 PRINT TAB(3)iItTAB(20)i" BAD DATA " |TAB(50 )|Error( I )
3360 GOTO 3470
3370 END IF
3380 Shlft1-Ufb(3*I-1 )-Ufb(3*I-2) I Positive-Initial
3390 Shift2-Ufb(3*I-1 )-Ufb(3*I ) 1 Positive-Negative
3400 Avg-Avg+A6S( Shift 1 )+ABS( Shif t2 )
3410 Avg2-Avg2+AB5( Shift 1 >*2+ABS< Shi f t2 >*2
3420 Z-Z+2
3430 Mi 1-Cox( 3*1-2 )*Shif 1 1 /( Q*Area( 3*1-2 )>/1.E+9
3440 Ml2-Cox(3*I-2)*Shlft2/(Q*Aree(3*I-2)>/1.E+9
3450 PRINT USIN6 3540, 1, "POSITIUE-INITIAL" ,Mi 1 .Shift 1 / .001
3460 PRINT USING 35501 "POSITIUE-NEGATIUE" ,Ml2 , Shif t2/. 001
3470 NEXT I
3480 IF Z-0 THEN 3560
3490 Std-SQR(ABS(Avg2/(Z-1 )-Avg*Avg/( Z*( Z-1 )>))
3500 Avg-Avg/Z
3510 PRINT TAB(57)i" "
3520 PRINT USING '57X ,K ,3X .DDDD.D i"AU6-"i INT( l0*Avg/.001 + .5 )/10
3530 PRINT USING "57X ,K.3X.
DDDD.D"
i
"STD-"
i INT(10*Std/ .001 + . 5 1/10
3540 IMAGE 3X ,D,6X ,18A .SX .6D.3D ,20X .SD.D
3550 IMAGE 10X ,f8A,5X .fo.aD ,20X .50. b
3560 PRINT CHRK 12)
3570 PRINTER IS 1
3580 RETURN
3590 !
3600 I
3610 i
3620 Cv: I CU test elgorithm
3630 FOR 1-1 TO Number
3640 DISP "CAPACITOR *"|I|"CU
DATA"
3650 Error(I)-0
3660 OUTPUT Cv lnterfacei"P"SCHRK I ) I Turn Probe on
3670 605UB Cv_Bata
3680 G0SU6 Oxide.cap
3690 IF TestK Sequence >-"DOPING
PROFILE" THEN 60SUB Inv_cap
3700 GOSUB Data comp
3710 IF Error ( IT- 1 THEN 3640
3720 OUTPUT Cv interfacei"P0"
3730 NEXT I
3740 OUTPUT Hp4277|"BI0EN"
3750 GOSUB Title
3760 GOSUB Cv_graph
3770 RETURN
3780 I
3790 Ct: I CT test algorithm
3800 FOR 1-1 TO Number
3810 DISF "CAPACITOR
*"
ill "STORAGE
TIME"
3820 OUTPUT Cv lnterfacei"P"liCHRK I )
3830 J-0
3840 GOSUB Inv cap
3850 GOSUB Oxide cap
3860 OUTPUT
Hp42"7i"BI"lDep_voltages"EN"
3870 60SUB Ct_data
3880 OUTPUT Cv interface
i*P0"
3890 IF
Test(5"equence)-"ZERBST* THEN GOSUB Data_comp
3900 NEXT I
3910 OUTPUT
Hp4277i"BI0EN"
3920 60SUB Title
3930 GOSUB Ct_graph
161
3940 RETURN
3950 I
3960 I
llsl Dopin0-ppofile: ' Doping Profile test algorithm
3990 60SUB Cv
4000 I
4010 FOR 1-1 TO Number
4020 Counter-0
4030 Correction* I >-0
4040 Cutoff(I)-0
4050 FOR J-2 TO Points
4060 DISP "PROFILE CONVERTING"! I. J
*g' JF A<I J-Cox(I) THEN 44204212 9rniv ,#Cox( * >/<cox( i )-a< k j ) )
i?I2 IFAtl.J ><-A(I .J-1 ) THEN 442^04100 6g1-KTC*C
4110 Gg1-Gg1/(B(I.J)-B(I.J-1 ))
41a0 6g1-A6S(6gl )
4140 I
4150 IF A(I.J><-A(I.J-1 ) THEN 4420
4160 Counter-Counter+1
4170 IF 6g1>2/3 THEN 4430
4180 62-1
4190 IF 6oK.05 THEN 4310
4200 6-. 0005
4210 X1-G
4220 X2-1-6
4230 X3 (2*G/X2 (+X2/(G-L0G(S )-1 >-6g1
4240 X4 (2/X2-2)+<X2+L0G(G(-X2*(1-T/G))/(6-L06(S)-1 ("2
4250 6-G-X3/X4
4260 IF G<0 THEN G-1.E-150
4270 IF ABS((X1-G)/6)>.0001 THEN 4210
4280 X1-1-G
4290 X2-6-L0G(G>-1
4300 62-1 /X1( 1-2*X2*6/X1"2)
4310 X1-2*(S(I,J >-B(I.J-1 ))*G2/(Esi*Q*Area(I>*2)
4320 A( 1+3 .Counter )-ABS( XI /( I /Ai I , J CZ-1 /A( I .J-1 )"2 >)
4330 L-SQR<2*K*T*Esi/( Q*A( 1+3 .Counter ) ) )
4340 IF GgK.05 THEN
4350 B( 1+3 .Counter)-Esi*Area( I )/C
4360 Correction* I )-B( 1+3,Counter ) 1 Correction factor pointer (G2>
4370 END IF
4380 IF Gg1>-.05 THEN B( 1+3 .Counter )-L*SQR( 6-L0G( 6 (-1 )
4390 IF Counter- I THEN 4420
4400 IF B(I.J)-Ufbd) THEN Cutoff ( I )-B( 1+3 .Counter > ! Depth et flatband
4410 IF B( 1+3 .Counter >>B( 1+3 .Counter-) > THEN Counter-Counter-1
4420 NEXT J
4430 Dope_polnts( I )-Counter-1
4440 IF JT-Points THEN Dope_points( I )-Cutof f ( I >
4450 NEXT I
4460 OUTPUT 2iCleari
4470 OISP
4460 (
4450 1
4500 Doping_graph: I Doping Profile graphics
4510 FOR T-1 TO Number
4520 GOSUB Doping scales
4530 CLIP 0,Xmax,T4,l9
4540 MOVE BU+3.1 >*1 .E+4 ,L6T< A( 1+3.1 ))
4550 FOR J-1 TO Oope_points( I )
4560 DRAW B(I+3,J)*1.E+4,L6T(A(I+3.J>)
4570 NEXT J
4580 DUMP GRAPHICS
4590 PRINTER IS 701
4600 PRINT USING "3/"
4610 IF 1-2 AND Number-3 THEN PRINT CHRK12)
4620 PRINTER IS I
4630 NEXT I
4640 IF Doping data*-"N0" THEN 4960
4650 PRINTER
15"
701
4660 PRINT " D0PIN6 PROFILE DATA
POINTS"
4670 PRINT
4680 PRINT " CAP 1 CAP 2 CAP
3"
4690 PRINT " * W N W N W
N"
4700 PRINT " (uM) (cm-3) (uM> (cm-3) < uM )
(cM-3)"
4710 PRINT "
4720 Z-0
4730 FOR 1-1 TO Number
162
4750
N|)(D-op(e-polnts(IZTHEN Z-Dope_polntsd >
4760 FOR J-1 TO Z
4770 WI-INTd00*1.E+4*B(4.J)+.5)/100
47B0 Z1-INT(LGT(A(4,J>))
4790 N1-INT(100*A(4lJ>/10"Z1 + .5)/100
4800 IF Number- 1 THEN
4820
6O OT49l0N6"* 'DDD,6X D-DD '3X 'DD-DD -A ,J Wl 'N1 -Z1
4830 END IF
4840 W2-INT(100.1.E+4*B(5.J)+.5>/100
4850 Z2-INT<LGTCA<5.J>>>
48G0 N2-INT( 100*A(5.J )/10'Z2+.5 )/100
4870 IF Number-2 THEN
78?5 ,. ,,P,RINd USING "X.DDD.6X.D.DD,3X,DD.DD,A.DD,5X,D.DD,3X.DD.DD.A.DD"iJ,U1 ,N1 , E ,Z1 ,W2 ,N2 ,"E",Z2
4890 GOTO 4950
4900 END IF
4910 W3-INT( 100*1 .E+4*B(6.J )+.S)/100
4920 Z3-INT(LGT(A(6,J)>)
4930 N3-INT( 100*A(6 , J )/ 10*Z3+.S)/100
4!*0 PRINT USING "X.DDD.ex.D.DD.SX.DD.DDjA.DD.SX.D.DD.SX.DD.DD.A.DD.SX.D.DD
,3X
DD.DD1A,DD"!J,W1.N1,''E",^1.W2,N2,"E,',Z2.ui,N3,',E" Z3
4950 NEXT J
49B0 GRAPHICS OFF
4970 PRINTER IS 701
4980 PRINT CHRK 12)
4990 PRINTER IS 1
5000 RETURN
5010 I
50Z0 Doping scales: ! Doping Profile graph scales
5030 GPAPHTCS ON
5040 GCLEAR
5050 GINIT
50B0 CSIZE 4, .6
5070 Xmin-0
5080 Xmax-INT(B<I+3.1 )*1.E+4+1 )
5090 Xstep-Xmax/10
5100 Ymin-14
5110 Ymax-19
5120 WINDOW -2*Xstep,Xmax+Xstep,13.19.5
5130 CLIP 0,Xmax,14,19
5140 AXES Xstep.1 ,0.14
5150 AXES Xstep.1 ,Xmax,14
5160 AXES Xstep.1 ,0,19
5170 CLIP OFF
5180 FOR Z-14 TO 18
5190 FOR Y-1 TO 10
5200 IF Z-14 AND Y-1 THEN 5320
5210 MOVE Xmax-Xstep/10,LGT(Y*10-Z>
5220 DRAW Xmax+Xstep/10.LGT(Y*I0"Z)
5230 MOUE Xmln-Xstep/10,L6T(Y*10-Z >
5240 DRAW Xmin+Xstep/10,LGT(Y10"Z)
5250 IF Y-1 THEN
5260 LINE TYPE 3
5270 DRAW Xmax,L6T< 10"Z)
5280 LINE TYPE 1
5290 MOUE -1.2*Xstep,Z-.1
5300 LABEL " 1E"&VALKZ )
5310 END IF
5320 NEXT Y
5330 NEXT Z
5340 DEG
5350 LOIR 90
5360 MOUE -1 .5*Xstep,15.5
5370 LABEL "DOPING
(cm"3>"
5380 LDIR 0
5390 FOR Z-0 TO Xmax STEP Xstep
5400 MOUE Z-Xstep/2.5,13.6
5410 LABEL Z*10
5420 MOUE Z,14
5430 LINE TYPE 3
5440 DRAW Z,19
5450 LINE TYPE 1
54B0 NEXT Z
5470 MOUE 2*Xstep,13
5480 LABEL "DEPTH (TENTHS OF
MICRONS)"
5490 IF Correction I >-0 THEN 5520
5500 MOUE Correctiond >*1.E+4,I3.3
5510 LABEL "I"
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5520 MOUE Xstep.19.0
5530 LABEL "CAPACITOR t"ili "DOPING PROFILE"
5540 MOUE 5*Xstep,18.5
5550 LABEL "Wmln-''iINTd .E+8*B< I+3,Dope_points( I > >+.5 >r Ang"
5560 MOUE 5Xstep,18
5570 Z-INT(L6T(A( 1+3,Dope oolntsd )))>
5580 LABEL USING "K i "(Ns- " ,INTd00*A(I+3 ,Dope_polnts( I ) )/10'Z+.5 )/10
0 "E" ,Z " cm3 >"
5590 RETURN
5600 I
5610 I
5620 Zerbst: I Zerbst test algorithm
5630 60SUB Ct
5640 FOR 1-1 TO Number
5650 Z-0
5660 Norm fac(I)-0
5670 FOR 7-2 TO Ct polnts(I)
5680 DISP "ZERBST CONVERSIONS" il i J
5690 IF A(I.J)-Ad,J-1 X-0 THEN
5700 IF J-2 THEN
5710 A(I ,J)-A(I,J)+1 .E-13
5720 G0T6 5680
5730 END IF
5740 B(I+3,J>-B(I+3,J-1 )
5750 Ad+3,J(-A(I+3.J-1 >
5760 60T0 58 IB
5770 END IF
5780 A(I+3,J)-Cmin(I)/A(I,J)-1 I X-ZERBST
5790 Bd+3.J(-Cox(I ) "2* (1 /Ad, J) "2-1 /Ad. J-1 ("2 >
5800 B(I+3.J >-ABS(B(I+3,J)/(B(I.J)-B(I,J-1 ))) I Y-ZERBST
5810 Norm feed (-Norm fac( I )+B( 1+3 , J )
5820 NEXT~J
*"
5830 Norm_fac( I >-4*Norm_fac( I )/Ct_points( I >
5640 NEXT I
5850 DISP
5660 I
5870 I
5680 Zerbst graph: ! Zerbst graphics
5890 Zerbst smooth-0
5900 FOR I-T TO Number
5910 60SUB Zerbst scales
5920 CLIP 0,Xmax.0"..92
5930 MOUE A(I +3,2i.Bt(I+3,2)/Norm_fac(I>
5940 FOR J-3 TO Ct_points(I)
5950 IF Zerbst smooth-0 THEN 5980
5960 Ad+3,J >-TA< 1+3, J-1 )+A( I+3.J )+A( 1+3, J+1 > 1/3
5970 Bd+3,J)-(B(I+3,J-1 )+B(I+3,J )+B(I+3 ,J+1 ) )/3
59B0 DRAW A(I+3,J),B(I+3,J>/Norm_fac(I >
5990 NEXT J
6000 CLIP OFF
6010 Zerbst_smooth-0
B020 MOUE .7*Xstep..97
6030 LABEL "ENTER S-SMOOTH C-COMPRESS
X-EXPAND"
6040 MOUE 1.6*Xstep..92
6050 LA6EL "A-ACCEPT
I-I6N0RE"
6060 BEEP
6070 INPUT Z*
5080 IF Z6-"X" THEN Norm_fac( I )-Norm_fac( I >/2
6090 IF Z*-"C" THEN Norm fac< I )-Norm_fac( I >*2
6100 IF Z*-"S" THEN Zerbst smooth- 1
6110 IF
Z*-"S" OR Z*-"X" OR
Z*-"C" THEN 5910
B120 IF Z*-"I" THEN 6740
6130 MOUE .2*Xstep,.97
6140 PEN -1
6150 LABEL "ENTER S-SMOOTH C-COMPRESS
X-EXPAND"
6160 MOUE 1.6*Xstep,.92
5170 LABEL "A-ACCEPT
I-IGNORE"
6180 PEN 1
6190 MOUE .2*Xstep..97
6200 LA6EL "INPUT RANGE
(X1.X2)"
6210 BEEP
6220 INPUT X1_range,X2_range
6230 XI range-X1_range*Xstep
6240 X2 range-X2 range'Xstep
6250 IF~XI range;X2_range THEN
6260 Z-5f2_range
6270 X2_range-X1_range
6260 XI range-Z
6290 END IF
6300 FOR Z-1 TO 7
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6310 S(Z)-0
6320 NEXT Z
6330 FOR J-3 TO Ctjoints! I >
jj40 IF A(I+3.JX2_range THEN 6410
52? IF ft<I+3,JXX1_range THEN 64206a60 Sd)-S(1)+1
6370 S(2)-S(2)+A(I+3.J)
6380 S(3)-S(3)+Ad+3.J>"2
6390 S(4)-S(4)+A(I+3.J)*B(I+3.J)
6400 S(5)-S(5)+B(I+3,J)
6410 NEXT J
6420 M1-(S(2)*S(5)-Sd >*S(4 ) )/( S(2 )*S(2 )-Sd >*S(3)>
6430 B1-(S(5(-M1*S(2))/Sd )
5440 IF B1>0 THEN MOUE 0.B1/Norm feed)
64s0 IF BK-0 THEN MOVE -< Bl /Ml XXstep ,0
6460 CLIP 0.10.0,1
6470 DRAW 10Xstep,(M1*10*Xstep+B1 )/Norm feed)
6480 CLIP OFF
6490 MOUE .2*Xstep,.97
6500 PEN -1
6510 LABEL "INPUT RANGE (X1.X2)"
6520 PEN 1
6530 MOUE .2*Xstep,.97
6540 LABEL "OK7 (Y/N)"
6550 INPUT Z*
6560 IF Z*-"N" THEN 5910
6570 MOUE .2*Xstep,.97
6580 PEN -1
6530 LABEL "OK7 (Y/N)"
6600 PEN 1
6610 Llfetlme(I)-2*Cox(I)*Ni(I >/(M1*Cmln( I )Ns(I ) )
6620 Surface veld )-B1*Esi*Nsd )/(2*Cox( I )Nld ) )
5630 T0d >-2Lifetime(I )*Ns(I)/Nid)
6B40 MOUE .2*Xstep..97
6650 LABEL "MINORITY LIFETIME- " I INT(Llfet lmed )*1 .E+6+.5 )| " usee1
6660 MOUE .2*Xstep..92
6S70 LABEL "SURFACt VELOCITY- " i INT< Surface vel( I >+.5 )i " cm/sec"
6680 DUMP GRAPHICS
6690 PRINTER IS 701
6700 IF 1-2 AND Number-3 THEN PRINT CHR$(12)
6710 PRINT USING "3/"
6720 PRINTER IS 1
5730 GRAPHICS OFF
6740 NEXT I
6750 PRINTER IS 701
6760 PRINT CHR$( 12)
6770 PRINTER IS 1
6780 RETURN
6790 I
6800 Zerbst scales: I Zerbst graphics scales
6810 GRAFHTCS ON
6820 GCLEAR
6830 6INIT
6840 Xmin-0
6850 Xmax-Ad+3.2)
6860 Xstep-Xmax/10
6870 WINDOW -2*Xstep,Xmax+Xstep,-.2,1.1
6860 CLIP 0,Xmax,0,1
6890 AXES Xstep,.1 ,0,0
6900 AXES Xstep.,1 .Xrnax ,0
6910 CLIP OFF
6920 CSIZE 4
6930 FOR Z-0 TO 10
6940 IF Z-0 THEN 7000
6950 MOUE Z*Xstep,.9
6960 LINE TYPE 3
6970 DRAW ZXstep,Ymln+.02
6980 LINE TYPE I
6990 DRAW ZXstep,Ymin-.02
7000 MOUE ZXstep-.4*Xstep,-.1
7010 LA6EL Z
7020 NEXT Z
7030 MOUE 3*Xstep -.2
7040 LABEL "Cmin/C-1
(NORM)"
7050 MOUE -1.5*Xstep,.2
7060 DEG
7070 LDIR 90
7080 LABEL "d/dt(Cox/C >"2
(NORM)"
7090 LDIR 0
7100 FOR Z-1 TO 10
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7110 MOUE -1*Xstep,Z/l0-.02
7120 LA6EL 2/10
7130 NEXT Z
7140 MOUE 2'XstepJ .03
7150 LA6EL "CAPACITOR "iIi"ZERBST PLOT"
7160 RETURN
7170 I
7180 MIIII!IIMI!)III!IIMI!MIIIIIII!III!!!I!|||||!||||||||!|||MIIIII
71 90 I
7200 Date: I Enter date
7210 Z*-""
7220 DISP "ENTER DATE "&CHRK 129 >&Date*&CHRK 128 )i
7200 INPUT Z*
7240 IF Z*-"" THEN RETURN
7250 Date**ZS
7260 PRINT TABXY(40,4)iDate*i"
7270 RETURN
7280 I
7290 Run: ! Enter run number
7300 Z*-""
7310 DISP "ENTER RUN NUMBER "fcVCHPK 129 >&RunS&CHRK 128 >i
7320 INPUT Z*
7330 IF Z*-"" THEN RETURN
7340 Run*-Z*
7350 PRINT TABXY(40,6)|Run*|"
7360 RETURN
7370 I
7380 Wafer: I Enter wafer number
7350 Z*-""
7400 DISP "ENTER WAFER IDENTIFICATION "&CHRKI29 >&Wafer*&CHRK128 >i
7410 INPUT Z*
7420 IF Z*-"" THEN RETURN
7430 Wafer*-Z
7440 PRINT TABXY(40,8)iWafer*i"
7450 RETURN
7460 !
7470 Ramp: ! Enter voltage ramp
7480 DISP "ENTER UOLTAGE RnMP START <U>. STOP (U), STEP (V) "&CHRK129 )iRamp_s
tart i "," i Ramp stopi " |Ramp_stepiCHRS( 1 28 > i
7490 INPUT Ramp start , Ramp stop .Ramp step
7500 PRINT TABXV( 1.18)1"
"
7510 Ramp_start-INT( 100*Ramp_start + .S )/100
7520 Ramp stop-INT( 100*Ramp_stop+.5 )/100
7530 Ramp step-INT( 100*Ramp step+.5)/100
7540 I
7550 IF (ABS(Ramp_start )>9.99 OR ABS( Ramp_stop )>9.99 > AND ABS(Ramp_step X . 1 THE
N Ramp step-. 1
7560 TF ABS(Ramp start X10.0 AND ABS( Ramp_stop X10.0 AND ABStRamp step X. 01 THE
N Ramp step-. 01
7570 IF ABS(Ramp_start )>40 THEN
7580 IF Ramp start<0 THEN Ramp start40
7590 IF Ramp~start>0 THEN Ramp start-40
7600 END IF
7610 IF ABS(Ramp_stop>>40 THEN
7620 IF Ramp_stop<0 THEN Ramp_stop40
7630 IF Ramp stop>0 THEN Ramp_stop-40
7640 END IF
7650 Points-AB5(A65(Ramp_start-Ramp_stop )/Ramp_step >
7660 Ramp branch: I
7670 IF
Type*-"N" THEN Remp_step-ABS( Ramp_step )
7680 IF Type*-"P" THEN Ramp_stepABSiRamp_step )
76S0 IF
Type*-"N" AND Remp start<Ramp_stop THEN 7740
7700 IF Type*-"P" AND RampIstart>Ramp_stop THEN 7740
7710 Z-Ramp start
7720 Remp_sTart-Ramp_stop
7730 Ramp_stop-Z
7740 PRINT
TABXY(50.1Z)|Ramp_starti"
7750 PRINT
TABXY(50,13)iRamp_stop!"
7760 PRINT TABXY(50,14)!Ramp
stepi"
7770 PRINT TABXY(51 ,16
)|PolnTsi"
77I0
IF
PRINT'TABXYdoTjS)!"!!! MAXIMUM NUMBER OF DATA POINTS EXCEEDED (MAX-10
00 ) HI"
7800 BEEP
7810 SOTO Ramp
7820 END IF
7830 PRINT TABXY( 10,18)|"
7840 RETURN
7850 !
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7H0
TT-T-273Ure: ' E"ter tenPer8ture
7ll0
INPUT"fNTERTEMPERAnmE in CELSIUS "&CHRK129>.T,CHRKI28>.
7900 IF T<20 THEN 7880
7910 T-ABS(T+273)
77ii00 aW55'5)lH73''
7940 I
%al* An?ToUf,??; JL Enter accumulation voltage
7l70 INPUT Ace 5o ItSTLATIN W0LTASE "&CHR*(T29)iAcc_voltage.CHR*d28>.
?oin il 2CC-VOwageV?Jt!E,y Acc_voltage-INT<100*Acc_voltage+.S>/1002112 I 5STAOHao?r,eiTHEN A=c_voltage-INT<10*Acc_voltage+.5>/101292 If- ABSTAcc voltage >>40 THEN 7960
'g II Jype!"l'S!,' IH!N A_voltage-ABS(Acc_voltage)18-5 IEtI*"?!^* \-THEN ncc.voltageABS(Acc_voltage )80^0 PRINT TABXY(55,6)iAcc voltagei"
?.,xr.. "ltn utruciiuw vuLinot &I.HKH 1 ^3 > lUepvol tege |UHHS< 1 ZbINPUT Dep voltage
IE Dep_voTtaged0 THEN Dep voltage-INT( 100Dep voltage*. 5 >/!00IF Dep voltege>-10 THEN Dep_vol tage-INT(l0*Dep voltage+.S )/l0IF ABSiDep voltage >>4 THEN 8070
8040 RETURN
8050 I
f22 DS-voltaDe: Enter depletion voltage
fg'g ?*IP "EN"ER DEPLETION UO TAGE " C RK T29 )iDep_ tageiCHR$ 128 )i8080
B090 - v"
8100
6110
f!2 IF Type*-"R" THEN bep.voltageABS(Dep voltage)
! S IE,Type*-'P" THEN Dep_voltage-ABS( Dep Voltage)8140 PRINT TABXY(55,7)iDep voltaSei" T
8150 RETURN
6160 I
8170 Frequency: I Enter measurement frequency
8180 DISP "ENTER MEASUREMENT FREQUENCY IN KHz "&CHRK129 )|Frequency |CHPK126 ) 16190 INPUT Z
8200 Z-ABS(Z)
8210 Res-1
8220 IF Z<10 THEN Z-10
6230 IF Z>-I0 AND Z<-20 THEN Res-.l
8240 IF Z>20 AND Z<-50 THEN Res-. 2
8250 IF Z>50 AND Z<-100 THEN Res-. 5
8260 IF Z>100 AND Z<-200 THEN Res-1
8270 IF Z>200 AND Z<-500 THEN Res-Z
6280 IF Z>500 AND Z<-1000 THEN Res-5
8290 IF Z>I000 THEN Z-1000
8300 Frequency-INT( Z/Res+.5 )*Res
8310 PRINT TA6XY(55.8)|Frequencyi"
8320 RETURN
8330 I
8340 Test_level: I Enter test signal level
63E? IF Test level*! 1 .2 ]-"L0" THEN Z*-"HI ( IU RMS)"
B3S0 IF Test_level*t1 THEN Z-"LO (20mU RMS)"
6370 Test levelC-Z*
8380 PRINT TABXY(56,10)|Test_level*i" "
8390 RETURN
8400 I
8410 Wait time: I Enter wait time berween voltage ramp steps
8420 DI5~P "ENTER SETTLING TIME (IN SECONDS) FOR READINSS'&CHRK 129>iWait tlmei
CHR*(128)|
8430 INPUT Walt time
8440 Walt time-TNT( ABS (Wait time X1000+.S )/1000
8450 PRINT TABXY(55,9)iWait_timer
6450 RETURN
8470 I
8480 Ct max: I Ente CT cuttoff time
8490 BlSP "ENTER STORAGE TIME CUT-OFF"SCHRK 129 )iCt_max|CHRK 128)1" (MAX-500)
B500 INPUT Ct max
8510 Ct max-lT3T(ABS(Ct max X1000+. 5 1/1000
8520 IF~Ct max>500 THER Ct_max
8530 PRINT~TABXYi55,11
)iCt_maxi"
B540 RETURN
8550 I
6560 !
8570 Doping data: I
Print/don' print doping dtat pints
8580 IF Doping
date*-"YES" THEN Z*-"NO"
8590 IF
i ~data*-"NO" THEN Z*-"YES"
8600 Doping daTa*-Z*
8610 PRINT TA6XY(56.5)iDoplng_data*r
8620 RETURN
6630 I
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8640 I
Irkct Mea|-8.Peed! Select HP4277 measurement speedIPS II 2ea_speedS-"FAST" THEN Z*-"SLOU"IcoS II Meas_Bpeed*-"SLOW" THEN Z*-"MEDIUM"Ilia *s_speed$ "MEDIUM" THEN Z-"FAST"BfaaB Meas speedS-Z*
8720 I
PI ^Flegl-O ?HEN^-Ar^,t)hlCkne"/"PaClt'-
145 IfJ^E;10^1-1 THEN Z-Toxd X1.E+8B|70 DISP "ENTER 6ATE AREA ( cm2 ) OR OXIDE THICKNESS (A) "&CHRK129 ) I ZiCHRSi I 28
8780 INPUT Z
8790 Z-ABS(Z)
BB00 IF Z-0 THEN 8770
8810 IF Z<1 THEN
8820 FOR Z1-1 TO 9
8630 Area(Z1)-Z
8840 NEXT ZI
8850 Flaol-0
8880 IF Flao3l THEN RETURN
a PRI,NI BXY(I1 ,10>,"k8 - "&CHRK129)&"AREA"&CHRK128)&"/0XIDE cm2inrea( 1 ) i
8880 ELSE
8890 FOR Z1-1 TO 9
8900 Tox(Z1 )-Z*l .E-8
8910 NEXT ZI
8920 Flagl-1
8930 IF Flaa3-I THEN RETURN
894? T PRINT TABXYdl k8 - AREA/"&CHRK 129 >&"OXIDE"&CHRK12B >&" ANGlTox( 1 )1 .E+8i
8950 END IF
89E0 RETURN
8970 I
8980 Caps: I Select number of capacitors to test
BS30 IF Number*--!" THEN Z*-"2"
903e IF Number*-"2" THEN Z*-"3"
9010 IF Number*-"3" THEN Z*-"1"
9020 Number*-Z*
9030 Number-UAL( Number*)
9040 RETURN
9050 I
9060 Type: I Select wafer type
9070 IF Type*-"N" THEN Z*-"P"
9030 IF Type*-"P" THEN Z*-"N"
9050 Type$-Z*
9100 IF TypeS-"N" THEN
9110 Ace voltage-ABS(Acc_voltage )
9120 Dep_voltageA6S(Dep voltage)
9130 Break_stop-ABS(Break~stop >
9140 END IF
9150 IF Type*-"P" THEN
9160 Acc_voltageABS(Acc_voltage )
5170 Dep_voltage-ABS(Dep_voltage >
9180 Break_stopABSiBrea' stop)
9190 END IF
9200 IF TestKSequence)-"CT- OR TestK Sequence >-"BREAKDOWNS" OR TestK Sequence >
-"ZERBST"THEN RETURN
'
9210 IF MenuS-'IDPAGE" THEN Ramp branch
9220 PRINT TABXY(55,6)iAcc voltagei"
9230 PRINT TABXY(55,7)|Dep voltagei"
9240 PRINT TABXY(56.12)|Type*
9250 RETURN
92S0 I
9270 Gate: I Select gate type
9280 IF GeteS-"AL" THEN Z*-"NP0LY"
9290 IF GateS-'NPOLY" THEN Z*-"AL"
9300 6ate*-Z*
9310 RETURN
9320 !
9330 Probe check: I Perform probe check -->cap is not broken down or open
9340 FOR T-1 TO Number
9350 DISP "PROBE CHECK "il
9360 OUTPUT Cv interfacei "P "HCHR$( I )
9370 GOSUB 0xi3e_cap
9380 IF Coxd )>5.0E-12 THEN 9510
9350 DISP "PROBE *"iIi"BAD - ENTER T-TRY AGAIN C-CONTINUE R-RETURN TO ID
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PAGE"
i
9400 BEEP
9410 INPUT Z*
9420 IF Z*-"T" THEN 9350
9430 IF Z*-"R" THEN Idpage
9440 IF Cox(IX5.00E-10 THEN 9510
9450 OUTPUT 2iClear*i
9460 BEEP
9470 DISP "OUERFLOW ON fill" ENTER T-TRY AGAIN C-CONTINUE R-RETURN TO ID_F
AGE " i
9480 INPUT Z*
9490 IF Z*-"T" THEN 9350
9500 IF Z*-"RM THEN Idpage
9510 NEXT I
9520 OUTPUT Cv interfacei"P0"
9530 OUTPUT HpZ277rBI0EN"
9540 RETURN
9550 I
95E0 I
9570 Cv_data: I Collect C vs V data
9580 Z-I
9590 IF TestK Sequence >-"CVBT" THEN Z-L
9600 DISP "CAPACITOR *"|Z|
9610 IF TestK Sequence )-"CUBT" THEN DISF " CV DATA "iBias run*
9620 IF TestK Sequence (-"DOPING PROFILE" THEN DISF " PULSED CU DATA"
9B30 IF TestK Sequence >-"CU" THEN DISP " CU DATA"
9640 J-0
9650 OUTPUT Hp4277("BI"iDep
voltaaei"EN"
9B60 IF TestK Sequence (-"DOPING PROFILE" THEN 9710
9670 OUTPUT Cv_interfacei"Ll " t PULSE LIGHT FOR 1 SEC
9680 WAIT .1
9690 OUTPUT Cv interfacei
"L0"
9700 WAIT 2
9710 FOR Volt-Ramp_start TO Ramp stop STEP Ramp step
9720 IF TestK Sequence )-"D0PING
PROFILE" THEN OUTPUT 717i "Bl " iAcc_voltagei
"EN"
9730 IF ABS(UoltX.01 THEN Volt-0
9740 OUTPUT
Hp4277|"Br'iUolti"EN"
9750 IF Volt-Ramp_start THEN WAIT .5
57S0 WAIT Wait time
9770 OUTPUT Hpl277r'EX"
9780 J-J+l
9790 ENTER Hp4277|Ad ,J) I CAPACITANCE ARRAY
9800 Bd,J)-Volt I VOLTAGE ARRAY
SS10 NEXT Volt
9620 Cmax(I)-0
9830 Cmln(I)-0
9840 IF J<10 THEN
9850 Cmax( I )-Ad .Points)
9850 Cmind )-A(I ,1 )
9870 RETURN
9880 END IF
9890 FOR Z-1 TO 5
9500 Cmax( I )-Cmax( I )+A( I ,Points-(5-Z > )
9910 Cmind (-Cmind >+A< 1,5+Z )
9920 NEXT Z
9930 Cmaxd (-Cmaxd )/5
9940 Cmind )-Cmln( I >/5
9950 RETURN
9560 I
9970 !
|||| Heat.cycle: JJ^^I'ShUCK ^ ^ pREsg .^^
10000 BEEP
10020 IF K1-1 THEN DISP "POSITIVE BIAS HEAT CYCLE "_
10030 IF K1-2 THEN DISP "NEGATIVE BIAS HEAT CYCLE
10040 OUTPUT
Cv_interfacei"L2"
10050 WAIT .5
100B0 OUTPUT Cv interfacei
"L0"
10070 ENTER CvJTnterfaceiZ*
10050 WAIT 1
_
10090 ON ERROR GOTO 10070
10100 IF NUM<Z*>>-192 THEN 10070
101 10 OFF ERROR
10120 I
10140 DISP "RAISE PROBE tl . CLOSE HOT CHUCK BOX AND PRESS
COflT"
10150 BEEP
10160 PAUSE
, ,
10170 OUTPUT Cv interfaceTPI
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101B0 WAIT .5
10190 OUTPUT Hp4277i"ZO"
10200 WAIT 7
!2?i2 DISP "ZEROING METER
MUt INPUT "ZEROING OK 7 ENTER Y-YES N-N0"7i10230 IF Z-"N" THEN 10190 c"itn i " n no ,Z
10250 BeIp
"LWER PRBE #1 D0UN' CL0SE H0T CHUCK B0x AND -CONT'"
10260 PAUSE
10270 RETURN
10260 !
10290 I
?SI?i Ct!^!mIdate Collect c vs T data
10320 J-0
10330 J-J+1
10340 IF J-1000 THEN 10410
iSlfg OUTPUTHpI^X"20' ftPPROXI^ELY 1.8SPTS/SEC
]|IIi I?I\ER&Wti.Ui\ tim^EatyanceARRAY
85IS IE 4<I.JCt max THEN 10410
Mt *****
4?? If "<I.J><-95*Cmind> THEN 103305U5 ?iora9SUne( J >"TIMEDATE-T1104^0 IF J-70^0 THEN 10480
10430 J-J+1
10440 OUTPUT Hp4277i"EX"
iSiS 6?M ^T^nA^M \ ' CAPACITANCE ARRAYSill fc d^T "TIMEDATE-TI 1 TIME ARRAY5115 IE. B<I,JXStorage_time<I)+5 THEN 1043010480 Ctjointsd )-J
10490 RETURN
10500 I
10510 !
!2I I"v cap: ! Determine inversion capacitance10530 OUTPUT Hp4277|"BI"iAcc voltage. "EN"
10540 WAIT 1
10550 IF ABS(Ramp_start >>ABS(Dep voltage) THEN
lIPS
SP4Z77'"BIV'Ra"P-st"rt??EN"
I0H0
Hp4277'"BI"'DeP-voltagei"EN"
10B00 OUTPUT Cv interfacei "Ll"
10610 WAIT .1
1062L OUTPUT Cv_interfacai"L0"
1063- WAIT 2
10640 Cmini I )-0
10B50 FOR Z-l TO 5
10SS0 OUTPUT Hp4277t"EX"
10E70 ENTER Hp4277iZ1
10580 Cmind )-Cmin(I )+Z1
10690 NEXT Z
10700 Cmim I )-Cmin( I )/5
10710 RETURN
10720 !
10730 I
10740 Oxide cap: I determine oxide capacitance
10750 IF ABS<Ramp_stop)>ABS(Acc_voltage> THEN OUTPUT Hp4277i "Bl" iRamp stop TEN"10/60 IF ABs(Ramp_stopX-ABS(Acc_voltage) THEN OUTPUT Hp4277i "Bl" lAccIvoltagei "E
10770 WAIT I
10780 OUTPUT Hp4277|"EX"
10790 ENTER Hp4277(Cox( I >
10S00 RETURN
10810 I
10820 I
10830 Datajomp: I Calculate MOS parameters
10840 DISP "DATA COMPUTATIONS"
10850 IF Cox(IXCmaxd) THEN Error
10860 Eg( I >-1 . l785-( 9.025E-5*T )-(3.05E-7*T"2 )
10670 Nc-.81577+(3.453E-3*T*( 1-(T/437.B )+< T/81 4.2 >"2+( T/13SE )"3 ) >
10880 Nid >-2.51E+19*i(Nc*T/300)-1.5)*EXP(-Egd )/(2*K*T>)
10590 IF 6ate*-"AL" THEN Wf ( I) . 1 1-Eg( I )/2
10900 IF Gate*-"NPOLY" THEN Wf (I)EgTl )/2
10910 IF Flag1-0 THEN Tox( I )-Area( I >*Eox/Cox( I )
10920 IF Flagl-1 THEN Area( I )-Tox( I )*Cox( I )/Eox
10930 Wmaxl lT-Esl*Area( I )/Cmln( I )-Esi*Tox( I )/Eox
10940 Ns(l)-1.E+I5
10950 Z-Nsd )
10960 Nsi I >-4*Esi*K*T*L06(Ns( I )/Ni< I > >/(Wmax( I )*Wmax( I )*Q)
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0970 IF Nsd><0 THEN Error
Son5 II ABS<<2-Ns(I))/Ns(I))>.00001 THEN 10950?a5 V Test*1 Sequence (-"ZERBST" THEN 111802?2 E?}* I >-K*T*L06<Ns< I >/Ni< I > )SIS 5tb<! "E?x*A':ead(/(Tox(I)+(Eox/Esi>.SQR(K.T.Esi/(Q*Ns(I>)>)
5-5 Cmin(I)^Cfbd) OR CmaxdXCfbd) THEN Error10^0 Guess-Points/2
1040 Imin-0
1050 Imax-Points
!22 IE Efb(IXA(I.6uess> THEN Imax-Guess
5=5 IF Cft>(I >>-!}< I.Guess) THEN Imin-Guess1080 t>uess-INT((Imin+Imax)/2)
1090 IF GuessOImin THEN 11060
1 100 Z-6uess
' 11 'g Vc6^ '"fd I.-,?+ll),;f B( I -Z+' >-B( J -1 > >< <"< I .Z+' >"Cfb< I ) >/< A< I ,Z+1 >-A( I ,Z ) ) )1120 IF Type*-"N" THEN W2-Wf ( I )+Fermi( I )
1130 IF Type*-"P" THEN W2-Wf (I XFermid )
140 Qssd )-Cox(I)*<W2-Ufbd >)/(Q*Aread))
12 Z-2*Fermi ( I )+Area( I )*SQR( 4*Esl*Q*Ns< I XFermi ( I ) )/Cox( I )1160 IF Type*- N THEN ZZ
1170 Utd )-Ufbd >+Z
1180 RETURN
1190 I
1200 !
1210 Error: I Error in MOS parameter calculation
1220 Probe-I
1230 IF TestK Sequence >-"CUBT" THEN Probe-L
1240 Error ( Probe )-1
1250 IF Cox(IX.95*Cmax(I ) THEN
1260 Error*(Probe)-"LEAKY OR BROKEN DOWN"
1270 GOTO 11340
1280 END IF
1290 IF Ns(I X0 THEN
1300 ErrorK Probe )-"Ns LESS THAN 0"
1310 60T0 11340
1320 END IF
1330 IF Cfbd)>Cmaxd) OR Cfb( I XCmlnf I ) THEN ErrorK Probe )-"Cfb OUT OF RANGE"
1340 IF TestKSequenee)"CUBT" THEN
1350 IF K t > 1 THEN 1 1 I 80
13G0 END IF
1370 DISP ErrorKProbeJi" ON CAP t"iProber T-TRY AGAIN B-BYPASS R-RETURN T
i ID PAGE" i
1360 6EEP
13SE INPUT Z*
1400 IF Z*-"T" THEN 11180
1410 IF ZS-"R" THEN Idpage
1420 Error ( Probe )-2
1430 GOTO 1 1180
i440 I
1450 !
1460 Cv graph: I 6reph C vs V data
1470 OUTPUT 2iClear*i
1480 PRINTER IS 701
1490 FOR 1-1 TO 3*Number
1500 I
1510 IF TestK Sequence )-"CUBT" AND (1-2 OR 1-3 OR 1-5 OR 1-6 OR 1-8 OR 1-9) THE
N 11580
1520 I
1530 Z-0
1540 ON ERROR 60T0 11670
1550 FOR J-1 TO Points
1560 IF A(I,J)>Z THEN Z-Ad.J) I Find maximum capacitance for scaling
1570 NEXT J
1580 Yranged )-INTi Z/5.0E-1 1 + 1 X5.0E-11
1590 IF Yranged J-5.0E-1 1 THEN Yranged )-INT( Z/1 .0E-1 1 + 1 )*l .0E-1 1
1600 I
1610 IF TestK Sequence >-"CU6T" AND (1-1 OR 1-4 OR 1-7) THEN G0SU6 Cv scales
1620 IF TestK Sequence
>-"CU" OR Test*( Sequence >-"D0PING
PROFILE" THEfl 60SUB Cv_
scales
1630 MOUE Bd,1(,A(I,1) I B->Uoltage array, A->Capacitance array
1640 CLIP Xmin.Xmax .Ymin.Ymax
1650 FOR J-1 TO Points
1660 DRAW B(I,J>,A(I.J)
1670 NEXT J
1680 OFF ERROR
1690 CLIP OFF
1700 IF TestK Sequence
(-"CU" OR TestK Sequence (-"DOPING
PROFILE" THEN
1710 DUMP 6RAPHICS
1720 PRINT USINS
"ZI"
1730 IF 1-2 AND Number-3 THEN PRINT CHRK12)
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\"U ^T0"^rTHEN,,83e
11760 END IF
11770 IF 1-3 OR 1-6 OR 1-9 THEN
1730 DUMP GRAPHICS
11790 PRINT USING "3/"
118*8
E D^F1"6AN Nu"ber"3 THEN PRINT CHRK12)
11820 NEXT I
11830 GRAPHICS OFF
*-18tHENF11670t$(SeqUenCe)""DOPINe
PR0FILE" R TestK Sequence >-"CU6T" > AND Number
liSIS AN Nunbr"3 EN ,,B70
1 1870 PRINTER IS 1
11860 RETURN
11890 !
11900 Cv_scales: I
11910 IF Type*-"N" THEN
11920 Xmln-Ramp start
11930 Xmax-Ramp~stop
1 1 940 ELSE
" P
11950 Xmln-Ramp_stop
119B0 Xmax-Ramp start
11970 END IF
! ! 115 X8tP"nBS< (Ramp_start-Ramp_stop >/10 )1 1 990 Ymin-0
12000 Ymax-Yranged >
12010 Ystep-Yrange(I)/l0
12020 GINIT
12030 6CLEAR
12040 GRAPHICS ON
! ISIS n1^v ,("15-z*xS*P.5"'+X.tp,Yiiin-2Yitp>VnaK4.Yitep12060 CLIP Xmin.Xmax .Ymin.Ymax
12070 AXES Xstep.Ystep.Xmin,0
12080 AXES Xstep,Ystep.Xmax,0
12050 AXES Xstep.Ystep.Xmin.Ymax
12100 MOVE 0.0
12110 LINE TYPE 4
12120 DRAW 0.Ymax
12130 LINE TYPE 1
12140 CLIP OFF
12150 CSIZE 4.0, .6
12160 MOVE Xmin+3'XstePjYmln-Ystep
12170 LABEL Xstepi "VOLTS/DIV"
12160 MOUE Xmin+4*Xstep.Ymin-2*Ystep
12190 LA6EL "UOLTAGE"
12200 MOVE Xmin-Xstep/2,Ymin+3*Ystep
12210 DEG
12220 LDIR 90
12230 LABEL Ystep/1 .E-12i "pF/DIU"
12240 MOVE Xmin-1. 5*Xstep,Ymin+3*Ystep
12250 LABEL "CAFACITANCE"
12260 LDIR 0
12270 MOUE Xmin-Xstep/4,Ymin-Ystep
12280 LABEL Xmin
12290 MOVE Xmax-Xstep/4,Ymin-Ystep
12300 LABEL Xmax
12310 MOUE -Xstep/15,-Ystep/2
12320 LABEL "0"
12330 MOVE Xmin-1 .25*Xstep ,Ymin-Ystep/4
12340 LABEL Ymin
12350 MOVE Xmin-1. 25*Xstep .Ymax-Ystep/4
12360 LA6EL Ymax/1 .E-12
12370 Z-Xmin+.5*Xstep
12380 IF Type*-"P" THEN Z-Xmln+5*Xstep
12390 Z1-.S5*Ystep
12400 MOVE Xmln+2.SXstep,Ymax+Ystep/3
12410 IF TestK Sequence H'CV" THEN LABEL "CAPACITOR" 1 1
1" CV PLOT"
12420 IF TestK Sequence )-"CVBT" THEN
12430 IF 1-1 THEN Z3-1
12440 IF 1-4 THEN Z3-2
12450 IF 1-7 THEN Z3-3
12460 LABEL "CAPACIT0R"iZ3i"CV PLOTS"
12470 END IF
12480 IF TestK Sequence )-"DOFINS PROFILE" THEN LABEL "CAPACITOR" 1 1 TPULSED CV PL
OT"
12490 MOUE Z.Ymax-Z1
12500 Probe-I
12510 IF TestK Sequence >-"CUBT" THEN Probe-L
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2520 IF Error ( Probe )-0 THEN 12570
12530 LABEL "* BAD DATA ?"
12540 MOVE ZiYmax-2*Z1
12550 LABEL ErrorK Probe )
12550 GOTO 12750
12570 LABEL "6ATE- "i6ate*
12580 MOUE Z,Ymax-2*Z1
lilll WPIL7 Sox MNT('-8E+'3,,Coxd)+.5)/10,"pF"12600 MOUE Z.Ymax-3Z1
!iS m?^L- Sman :INTd.0E+13*Cmln(I)+.5)/l0rPF"12620 MOUe i,Ymax-4*Z1
tilfS Mn^L7
:'INT<'-E+8.Toxd)+.5)."Ang"
12540 MOUE Z,Ymax-5*Z1
111-8 :'INTd.E+4*Area(I)+.5)rE-4 cm2"126o0 MOUE z\.Ymax-6*Z1
12670 IF QssdX0 THEN LABEL "Qss <1EI0 Q/cm2"
12690 MOUE'z'Ymex-WI
LABEL "58 " ^TC 1 . E-9.QSS( I >+ . 5 >/ 1 B, "E 1 0 Q/cm2"
!??? bnPI1/^^ :iINT(ie0.Vfb(I>+.5>/l00, "VOLTS"12710 MOVE Z.Ymax-S*Z1
12720 LABEL ,rUth " I INTd 00*Vt ( I )+.5 )/ I00TVOLTS"
12730 MOVE Z ,Ymax-9*Z1
\Utl LftBEL 'Ms "|INT(100.|.E-14*N5(I)+. 51/100. "E14 cm-2"12750 RtTURN
12760 !
12770 I
12780 Ct graph: ! 6raph C vs T data
12790 OUTPUT 2iClear*i
12800 PRINTER IS 701
12810 FOR 1-1 TO Number
12820 G0SU6 Ct.scales
12830 CLIP Xmln.Xmax.Ymin.Ymax
!?|i2 t^E ,B<V >,n(I,1 ) f B->TIME ARRAY, A->CAPACITANCE ARRAYI28a0 FOR J-2 TO Ctjointsd )
12660 DRAW Bd.JI.Ad.J)
12870 NEXT J
12880 CLIP OFF
12890 MOUE 0..95Cmin(I >
12900 IF Storage timedXCt max THEN 12950
12910 DRAW Xmin+7.5*XstepJ.'9S*Cmin(I>
12920 MOUE Xmin+5*Xstep,.95*Cmind)
12930 LABEL "Cmin-" t INT< 9.5E+l2*Cmind >+.5 >/ 1 0
12940 GOTO 12990
12950 DRAW Storage_timed),.95*Cmln(I>
12960 DRAW Storage_timed ) ,0
12970 MOVE Storage timed )-Xstep/2 ,Ymin-Ystep/2
12980 LABEL INT(T0*Storage t lmed >+.5 )/10
12990 DUMP GRAPHICS
13000 IF 1-2 AND Number-3 THEN PRINT CHRK12)
13010 PRINT USING "3/"
13020 NEXT I
13030 GRAPHICS OFF
13040 IF TestK Sequence (-"ZERBST" AND Number-1 THEN 13060
13050 FRINT CHRS(12)
13060 PRINTER IS I
13070 RETURN
13060 1
13090 Ct scales: I
13100 GRAPHICS ON
13110 6CLEAR
13120 GINIT
13130 IF Cmin(IX0 THEN Cmind )-1 .E-12
13140 Ymin-0
13150 Ymax-INT(Cmin(I)/5.0E-11 + 1 XS.0E-1 I
13160 IF Cmind X5.0E-11 THEN Ymax-INTi Cmind )/1 .E-1 1 + 1 )*1 .E-1 I
13170 Xmin-0
13180 Xmax-INT( Storage t ime( I )/5+.5 )*5+5 ! ROUND TO NEAREST 5 SECONDS (+5)
13190 IF Storage time(T)>Ct max THEN Xmax-Ct_max
13200 Ystep-Ymax7l0
13210 Xstep-Xmax/10
13220 WINDOW Xmin-2*Xstep,Xmax+Xstep,Ymin-2*Ystep .Ymax+Ystep
13230 CLIP Xmln.Xmax.Ymin.Ymax
13240 AXES Xstep.Ystep.0,0
13250 AXES Xstep,Ystep,Xmax.0
13260 AXES Xstep.Ystep.Xmin.Ymax
13270 CLIP OFF
13280 CSIZE 4, .6
13290 MOVE Xmln+4*Xstep,Ymin-2*Ystep
13300 LABEL
"TIME"
13310 MOUE Xmin+2.5*Xstep,Ymin-Ystep
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13320 LABEL Xstepi"SECONDS/DIV"
13330 MOUE Xmin-Xstep/S.Ymin-Ystep
13340 LABEL Xmin
V
13350 MOUE Xmax-Xstep/3,Ymin-Ystep
13360 LABEL Xmax
13370 MOUE Xmln-1.5Xstep,Ymin+3*Ystep
13360 DEG
13390 LDIR 90
13400 LABEL "CAPACITANCE"
13410 MOUE Xmin-Xstep/2JYmln+3Ystep
13420 LABEL Ystep/1
13430 LDIR 0
13440 MOUE Xmin-1 .25*Xstep.Ymin-Ystep/4
13450 LABEL Ymin
13460 MOVE Xmin-1. 25*Xstep,Ymax-Ystep/4
13470 LABEL Ymax/1.E-12
13480 MOVE Xmin+3*Xstep,Ymax
13490 LABEL "CAPACITOR" i I i "CT PLOT"
13500 RETURN
13510 I
13520 !
13530 Title: I print title
13540 PRINTER IS 701
13550 PRINT CHRS(27)6"tVk3S"
13560 FRINT "
*>**
"
13570 Z-LEN(Test*d >&" TEST")
13580 IF TestK 1 /-"SEQUENCE" THEN Z-LEN< TestK 1 >i" TEST"&"/"&Test*< Sequence > >
13590 IF TestK 1 )<>"SEQUENCE" THEN PRINT TAB< 40-Z/2 (iTestK 1 >i " TEST"
13600 IF TestSd (-"SEQUENCE" THEN PRINT TAB(40-Z/2 JiTestK I )|" TEST"&"/"&Test*( S
equence )
13510 Z-LEN(Dete*&" "iRun*&" "&Wafer*>
13620 Z*-Date$&" "&Run*&" "iWaferS
13630 PRINT TA6(40-Z/2)|Z*
13640 PRINT "
13650
13660
13670
13680
13650
13700
13710
13720
13730
13740
13750
137B0
13770
13780
13790
13800
13810
13820
13830
13840
13850
13860
13870
13880
13890
13900
13910
13920
13930
13940
13950
13960
13970
13980
13990
14000
14010
14020
14030
14040
14050
14060
14070
14080
PRINT
PRINT CHR*(27)&"&k0S"
PRINTER IS 1
RETURN
I
I
Diag test: I System diagnostic test
OFF KEY
ON TIMEOUT 7.5 GOTO Err
ON ERROR GOTO Err
I
Begin: I
OUTPUT 2iClear*i
DISP
PRINT TABXY(20.5)|"SELF TEST
CHECK"
Z*-"TIMEOUT ERROR"
OUTPUT Cv
interfacei"P0"
OUTPUT Cv
interfacei"80"
OUTPUT
CvIinterfacei"L0"
ENTER Cv interfaceiStatus*
Z*-"INCOPRECT REST
STATE"
IF NUM( Status* >-64 THEN 13890
60T0 Err
I
Z*-"PROBE DECODING
ERROR"
FOR 1-1 TO 3
OUTPUT Cv_interfacei"P"fcCHRKI >
WAIT .25
ENTER Cv interfaceiStatus*
IF NUM( Status* )<>64+I THEN Err
NEXT I
OUTPUT Cv interfacei
"P0"
I
ZS-"8IAS DECODING
ERROR"
FOR 1-1 TO 3
OUTPUT Cv_lnterfacei"B"&CHRKI )
WAIT -z5
, r. , .
ENTER Cv interfaceiStatus*
IF NUM(STatus*X>64+4*I THEN Err
NEXT I
OUTPUT Cv_interfacei
B0"
Z*-"LAMP DEC0DIN6
ERROR"
OUTPUT Cv_lnterfacei"L1
"
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14090
14100
14110
14120
14130
14140
14150
14160
14170
14180
14190
14200 Err:
14210
14220
14230
14240
14250
14260
14270 Zero meter
14280
14290
14300
14310
14320
14330
14340
14350
14360 END
WAIT .25
fcTMR1M?=T1rterface,s*atus
OUTPUT*
r a* J*><>80THEN Err
OUTPUT Cv_interfacei "L0"
PRINT TABXY(40,5)i"OK"
OFF TIMEOUT 7
OFF ERROR
60T0 Haln menu
OFF ERROR
DISP Z*i"
BEEP
I
I
I
CALL ERIC MEISENZAHL FOR SERVICE'
"OUTPUT 2,Cleer*,ZerMp "eler
PAUSE
"RAISE PRBE *' FF 0F WAFER ftND PRESS
OUTPUT Cv interface i "PI"
OUTPUT Hp7277i"Z0"
DISF ^ZEROING CAPACITANCE METER "
60T0 Mein_menu
'CONT'
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APPENDIX K - DC AUTOMATIC TEST PROGRAM
The following section contains the BASIC 3.0 code written tc
perform tests on the DC Automatic Probing test system.
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10
20
30
40
50
60
70
80
90
100
1 10
120
130
140
150
160
170
180
190
200
210
220
238
24B
250
2G3
270
280
290
300
310
320
330
34C
350
3E0
370
380
390
400
410
420
430
440
450
460
470
480
490
500
510
520
530
540
550
560
570
580
590
600
610
620
630
640
650
6B0
670
680
690
700
710
720
730
740
750
7E0
770
780
790
800
DC Automatic Probing Test Progrem
Rochester Institute of Technology
By Eric J. Meisenzahl
Revised 01/31/87
The following program contains code necessary to test and analyze
devices made from the Process Control Test Chip. The main program
flow Is listed just below this text. Subroutines are listed below this
main section and they are listed in alphabetical order. Wherever
appropriate comments are added throughout the code for documentation
purposes.
Matrix configuration
Inputs (rows )
Outputs ( cols )
0 SMU1 ( from HP4145)
1 - - SMU2 ( from HP4I45)
m-
- VS1 ( from HP4145)
3 - VMI ( from HP4145)
4 - DRIVE ( from PAR M410)
5 - - INPUT ( from PAR M410)
6 - SMU3 ( from HP4145)
7 - SMU4 ( from HP4145)
0 Substrate
1 Pin 1 of device
Pin 2 of device
Pin 3 of device
NOTE: Voltages sent to the PAR M410 are passed through an Inverting
stage. The program automatically compensates for this.
Dimension/declare variables
DIM
DIM
DIM
DIM
DIM
DIM
DIM
DIM
DIM
DIM
DIM
DIM
!
i
i
Diex(50 > .Diey
Fcapl 800(50)
DelteltoxISO)
Lw30 100(50).
CombT5$(50)l5
SerplOK 50)15
Cont3KS0H5J
Cont12K50)t5
Z$t 1503 .Heade
Header5It 1503
N(35),Avg(35)
Ualue(50) .Val
(50),Fcap1 200(50) , Fcapl 400(50 ),Fcapl 600(50 >
,Fcap2 200T50),Fcap2 400T50 ) ,Fcap2 600(50 ).Fcap2_800( 50 )
,Sheet~rho1( 50 ) .Sheet_rho2(50 ) ,Lu15_1000( 50 )
foxl(50'>.ToxZ(50).IndeA(3,15,2>,TestI[2Sj
j Comb 10K 50)15] ,Comb5S<50>[53 ,Serp15*<50 U53
],Serp5K 50)153
fiont5S(50H5 3 ,Cont7K50)I5] .Cont 10K5O )[SI
j Cont 15$( 50 >C5 3 , Cont res ( 50 ) ,Vth( 50 ) ,Fdr< 50 ) Vbr(50 )
r 1*t 150] ,Header2S[1503,Header3SM50 3 ,Header4$L1 50 3
HeaderBS[1503 ,Header7$[1 503 ,Header8J[1 503 ,Header9$[1503
Std(35 ) Error (5, 35) ,YS(10)[ 100 3 .Parameter*!50 U50 3
ueK 50)153
GOSUB Default values
LOOP
GOSUB Main_menu
OUTPUT 2iMenuSi
GOSUB Init_hp4145
GOSUB Zero_vanables
Timel-TIMEDATE
FOR Chip-1 TO Number of_die
FOR Test-1 TO Numberjf_test 5
GOSUB Move prober
GOSUB Test_wafer
NEXT Test
NEXT Chip
Test_time-TIMEDATE-Tlme1
GOSUB Reset_test
GOSUB Calc stats
GOSUB Printout
GOSUB Prmt_stats
OUTPUT 2;Menu*i
END LOOP
I Assign initial values
Select test/defaults
Turn off softkeys
Initialize HP4145 meters .sources
Initialize variables
Test stert time
Move prober to chip location
Test structure
Test time
Reset test equipment
Calculate statistics
Print test results
Print statistics
Turn on softkey menu
l ji j^ SUBR0UTINES (alphabetized)"*"
nnnnnMMnMMMMnnnntjnMnnMnnnnnnnnnnnnn
177
810
820 C
830
840
850
8G0
870
880
890
900
910
920
930
940
950
960
970
980
990
1000
1010
1020
1030
1040
1050
1060
1070
1080
1090
1100
1110
1 120
1 130
1 140
1 150
1 1E0
1 170
1 180
1 190
1200
1210
1220
1230
1240
1250
1260
1270
12B0
1290
1300
1310
1320
1330
1340
1350
1360
1370
1380
1390
1400
1410
1420
1430
1440
1450
14S0
1470
1480
1490
1500
1510
1520
1530
1540
1550
I5S0
1570
1580
1590
1600
1rADtSts: d ,, Calculate avg, std. N and ^failures of each parameterFOR Parameter-1 TO 31
GOSUB Transform I Copies parameter variables to general
...
I to general variables 'Value' or 'Value*'
Nl -0
X-0
S-0
IF Parameter<-7 THEN GOSUB Calc stats!
IF Parameter-8 OR Parameter-9 THEN 60SUB Calc_stats3
IF Parsmeter>-20 AND Parameter<-25 THEN GOSUB Calc stats2
IF Process=2 THEN
IF Parameter>-10 AND Parameter<-1 5 THEN GOSUB Calc statsl
END IF
IF Process-3 THEN
IF Parameter>-16 AND ParameterC-1 9 THEN GOSUB Calc statsl
IF Parameter>-26 THEN GOSUB Calc stats2
END IF
NEXT Parameter
I
l This section determines the minimum defect density based on capacitor
I breakdowns <2MV/cm.
!
Area-. 0004
Defect density-tErrort 1 ,2 1/100 !/Area
Area-.001E
Z-(Error( 1 ,3 >/1 00 )/Area
IF Z>Defect density THEN Defect density-Z
Area=.003B
Z-(Error< 1 ,4 )/100 )/Area
IF Z>Defect_density THEN Defect_density-Z
Area-.00E4
Z-(Error(1 ,5 )/100 (/Area
IF Z>Defect density THEN Defect_density-Z
Defect_densTty-PROUND(Defect density .0)
i
RETURN
t 31 31 3t ][ 3t 3t It 3111 3t 3t 31 31 31 3131 3t 3[ 3t 31 3[ 3t 3t ]t 3t 3MC3I 3t ]t ]t ][ 3(3t 3t 3
Calc_statsl: I Calculate statistics for parameters having failure codes
! -1,-2 or -3 that are real number parameters
FOR 1-1 TO Number of_die
IF Valued )<0 THEN
IF Valued) 1 THEN Errorf 1 .Parameter)=Error( 1 .Parameter) + 1
Ualue(I)2 THEN Error( 2 .Parameter)-Error( 2 .Parameter )+ 1
Valued)3 THEN Error* 3 .Parameter)-Error( 3 .Parameter)+1
IF
IF
ELSE
Nl
X-
S=
END I
NEXT I
I
I Change
Errort 1
.
Error! 2 ,
Errort 3
I
IF N1-0
N(Pareme
AvgtPara
IF N1-1
StdlPara
RETURN
-N1 + 1
X +Value( I )
S+Value(I XValued )
F
Error<,*) to be a percentage ( format-xxx.x )
Parameter )-100*PROUND( Errorf 1 .Parameter)/Number_of_die ,-3 )
Parameter )-1 00*PROUND< Error ( 2 .Parameter)/Number_of_die ,-3 >
Parameter )-100*PROUND( Errort 3 .Parameter)/Number_of_die ,-3 )
THEN RETURN
ter)-N1
meter )-PR0UND( X/N1 ,-2)
THEN RETURN
% ,
meter )-PR0UND! SQRt ABSt ( N1 S-XX )/( Nl *(N1 -1 )))>,-2>
t 3t3[3t3[3t3t3t]t]t]t]t]t3t]t3t3t3I3I]t]t3[]t3[)I]I]I3t3I)t3[3I3[]t]t3[3
Calc stats2: I Calculate stats from parameters that have failure code
I 'S* .
'0'
or
'R'
FOR 1-1 TO Number of die
IF UalueKI
>-"5" THEN Errord .Parameter(-Error* 1 .Parameter) +
IF Value*! I
)-"0" THEN Errort 2 .Parameter)-Error(2 .Parameter)+l
IF UalueSd )-"R" THEN Error! 3 .Parameter>-Error< 3 .Parameter)+1
NEXT I
I
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1610
1B20
1B30
1640
1650
16G0
1670
1B80
1690
1700
1710
1720
1730
1740
1750
1760
1770
1780
1790
1800
1810
1820
1830
1840
1850
I860
1870
1880
1890
1900
1910
1920
1930
1940
1950
19E0
1970
1980
1990
2000
2010
2020
2030
2040
2050
2068
2070
2080
2090
2100
2110
2120
2130
2140
2150
21G0
2170
2180
2190
2200
2210
2220
2230
2240
2250
22B8
2278
2280
2290
2300
2310
2320
2330
2340
2358
23B0
2370
2380
2390
2400
! Change
Errort 1
Errort 2;
Error(3
RETURN
I
I
. Errort ,) to be a percentage ( format-*** *)
.Parameter
>- 1 00*PROUNO< Error! T .Parameter (/Number of die -3)Parameter )- 1 00*PROUND( Error ( 2 Parameter (/Number of die '-3Parameter (-lOO.PROUNDtErrorfSiParameteri/Numblrlofldie:-!)
innnni]t3MnnnunNnt3nt)i3i3t3i3r3t3[3i3tjnt]ntu]t]ntJt]i]1
!
Calc stats
FOR 1-1
IF Ua
IF
IF
IF
IF
IF
ELSE
Nl
X
S^
END I
NEXT I
I
1 Change
Errort 1
Errort 2
Errort 3
Errort 4
Errort 5
!
IF N1-0
N( Parame
Avg! Para
IF NI-1
Std(Parai
RETURN
?n k, 'CaIc stats for linewidth parametersTO Number_of die
luedx 10 then
Valued) 10 THEN Error! 1 .Parameter (-Error! 1 .Parameter (+1
Value I20 THEN Error! 2 .Parameter (-Error! 2 .Parameter )+ 1
Value I30 THEN Error! 3 .Parameter )-Error( 3 .Parameter ) + 1
Valued40 THEN ErrorU .Parameter )-Error< 4 .ParameterH 1
Valued)50 THEN Error! 5 .Parameter >-Error( 5 .Parameter )+1
-N1+1
X +Valued )
S+Valued )*Value(I )
Errort*,*) to be a percentage < format-xxx.x )
Parameter >-l00*PROUND( Errort T , Parameter (/Number of die. -3)Parameter )-1 00*PROUND! Error! 2 .Parameter >/Number~of_die -3 )
Parameter )-100*PROUND( Errort 3 .Parameter >/Number~of~die '-3 )
Parameter )-! 00PROUND( Error! 4 . Parameter (/Number of die -3)
Parameter )-100PROUND< Error( 5 .Parameter (/Number^oCdie [-3 )
THEN RETURN
ter)-N1
meter 1-PR0UND! X/N1 -2)
THEN RETURN
meter >-PR0UND(SQR!ABS( < Nl *S-X*X )/< Nl ( Nl -1 ) ) ) ) -2 )
1
t It 3t 3t 3t 3t 3I3t 3t 3t 31 ][ 31 31 31 3t 31 31 3t ][ ]!][ ]t It ]t It ]t 3t ]t ][ ]t 3I3I][ ]t 3
! Display contents of floppy disk filesCat disk:Store_or_loadS="CAT"
ON ERROR GOTO Disk error
OUTPUT 2iClearI;
~
CAT ":
DISP TAB(2S)i"Press <RETURN> to continue";
INPUT Z*
Cat error: I
OFF ERROR
Menu flag-1
RETURN
t 3t 31 It 3t 3t 31 31 3 1 ]I Hit ]I ]t It Jt ]!][ ]t ]t 3t3t 3t 3t ][ ]t Hit 31 3t 31 3 1 31 U 31 3
Capl: I
TestS-"CAP1"
GOTO Cap
Cap2: !
Test*-"CAP2"
Cap: 1
GOSUB Display_status
GOSUB Reset_equip
OUTPUT Matrix;
"335"
OUTPUT Matrix i
"304"
OUTPUT Hp4145;"DS2."|-5Type
IF Chip-1 AND
Test*="CAP1" THEN
CALL Meast
"TUB"
,Cap_leakage,5>
OUTPUT Prober USING
",K";"D"
WAIT .5
END IF
Area-1 .6E-3
CALL Meast "TUB" .Cox,5)
IF Cox<.1 OR Cox>9.9 THEN
I CAP1/CAP2 test algorithm
I Display current status
! Reset meters/matrix
! PAR410 'INPUT' to 408uM cap
PAR410 'DRIUE* to substrate
+/-5U accumulation
I Meas leak cap from VM2
! Lower probes on wafer
I
I 400x400uM cap area ( cm2 )
I Measure capacitance
I Cap out of meter scale
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2410
2420
2430
2440
2450
2460
2470
2480
2490
2500
2510
2520
2530
2540
2550
2560
2570
2580
2590
2G00
2610
2620
2G30
2E40
2B50
2660
2670
2B80
2B90
2700
2710
2720
2730
2740
2750
2760
2770
2780
2790
2800
2810
2820
2B30
2840
2850
28E0
2870
2880
2890
2900
2910
2920
2930
2940
2950
29E0
2970
2980
2990
3008
3010
3020
3030
3040
3050
3060
3070
3080
3090
3100
3110
3120
3130
3140
3150
3160
3170
3180
3190
3200
OUTPUT Matrix; "325"
OUTPUT Matrix ("304"
WAIT .1
Area-4 .E-4
CALL Meas! "TVE" .Cox ,5)
IF CoxC.1 OR Cox>9.9 THEN
IF TestS-'CAPI" THEN
ToxMChip > 1
Fcap1_200(Chip) 1
Fcapl 400(Chip) 1
Fcap1_600(Chip ) 1
Fcap1_800(Chlp ) 1
RETURN
ELSE
To*2!Chip 11
Fcap2 200(Chip> 1
Fcap2_400(Chip) 1
Fcap2_600!Chip ) 1
Fcap2_800(Chip> 1
Delta_to*(Chip)=-1
RETURN
END IF
ELSE
Cox-Cox-Cep_leekage
Co*-Co**(Cap_range/10)l .E-1 2
Z-PROUND(Eox*Area/(Co*l .E-8) .0
IF TestS="CAP1" THEN ToxKChip)
IF Test*="CAP2" THEN Tox2(Chip)
END IF
ELSE
Cox-Co*-Cap_leakage
CoxCox1 .E-l2Cap_range/10
Z-PR0UND(Eo>.*Area/!Cox*1 .E-8),0)
IF Test*-"CAP1" THEN To*HChip)-Z
IF Test$-"CAP2" THEN
Tox2(Chip )-Z
Delta_tox(Chip )-Tox1 (Chip )-Z
IF To>.1(ChipX0 OR Delta tox(Ch
END IF
END IF
GOSUB Reset_equip
OUTPUT Matrix;
"320"
OUTPUT Matrix:
"331"
OUTPUT Matrix;
"316"
OUTPUT Matrix; "347"
OUTPUT atnx;"302"
! PAR410 'INPUT' to 200uM cap
I PAR410 'DRIVE' to substrate
! 200*200uM cap area ( cm2 )
I Measure capacitance
I Cap out of scale again
I 200*200uM cap is OK
! Subtract leakage capacitance
! Convert to pF units
1 Calc oxide thickness
I Subtract leekage capacitance
! Convert to pF units
! Calculate oxide thickness
! Calculate etchback To*
ip)<0 THEN Delta_tox(Chip) 1
!
! Reset meters/matrix
I Connect SMU1 to 200x200
I Connect SMU2 to 400*400
! Connect SMU3 to E00*E00
I Connect SMU4 to 800*800
I Connect USt to substrate
FOR 1-1 TO 4
OUTPUT Hp4145;"DI"
;I;'
NEXT I
OUTPUT Hp4145; "DS1
FOR 1-1 TO 4
CALL Meast "TV'&VALKI ),Z1 ,3)
I
Z-ABS!PR0UND'Z1/( 1 .E-2*To* 1 ! Chip 1 ) ,
IF Z<2 THEN Z 1
Zl>99 THEN Z2
Z>10 THEN Z--3
Test*-"CAP1" THEN
,4 , 100E-9 ;-100*Type I Force 100nA 9 100U comp
IF
IF
IF
IF
IF
IF
IF
ELSE
IF
IF
IF
IF
END IF
NEXT I
GOSUB Reset_equip
RETURN
!
i
I Substrate-8V
I
I Meas breakdown at SMU T
!))! Convert to field breakdown
! <2MV7cm
! out of meas capabilities
! don't believe it
THEN Fcap1_200(Chip)=Z
THEN Fcapl 400(Chip )-Z
THEN FcapC608(Chip)-Z
THEN Fcap1_800(Chip)-Z
THEN Fcap2 200(Chip)-Z
THEN Fcap2_400(Chip )=Z
THEN Fcap2_E00(Chip)-Z
THEN Fcap2_800(Chip)-Z
nnt jntuinnnnnt jnrunjMt n jmmi jt j-mmcji nil jnnnnn
Cap_range: Toggles selected PAR M410 capacitance range
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3210
3220
3230
3240
3250
3260
3270
3280
3290
3300
3310
3320
3330
3340
33S8
33E0
3370
3388
3398
3408
3410
3420
3430
3440
3450
34E0
3470
3488
349e
3500
3510
3520
3530
3540
3558
35E0
3570
3580
3590
3600
3610
3620
3630
3640
3E50
3660
3670
3680
3698
3700
3710
3720
3730
3740
3750
37E0
3770
3780
3790
3800
3810
3820
3830
3840
3850
3860
3870
3888
3890
3900
3910
3920
3930
3940
3950
3960
3970
3980
3998
4000
TF r,n ,..!= c Turn 7 ,
fro" MftIN-"ENU subroutineir Lap_range=.5 THEN Z-1
IF Cap_range-1 THEN Z-5
IF Cap_range=5 THEN Z-10
IF Cap_range=10 THEN Z-20
IF Cap_range-20 THEN Z-50
IF Cap_range=50 THEN Z-1 00
IF Cap_renge-100 THEN Z-200
IF Cap_range200 THEN Z-500
IF Cap_range-500 THEN Z-1000
IF Cap_range=1000 THEN Z-2088
IF Cap_range2000 THEN Z-.5
Cap_range=Z
RETURN
t3[3t3[3I3[3[]t3[3t ][3t 2131 3t3t3[ 31 31 3f3r3r][3t 3t3t]t]t]I 3t3t 31 313! 313
Contl :
Test*
60T0 C
Cont2:
Test*
Cont :
GOSUB
GOSUB
OUTPU
OUTPUT
OUTPUT
l
OUTPUT
OUTPUT
OUTPUT
GOSUB
IF Tes
IF Tes
I
OUTPUT
OUTPUT
GOSUB
IF Tes
IF Tes
I
OUTPUT
OUTPUT
GOSUB
IF Tes
IF Tes
l
"C0NT1"
ont
I
"C0NT2"
j
Display_status
Reset_equip
Matrix ; "306"
Matrix ; "331 "
Matrix; "340"
Contact hole size test algorithm
Connect substrate to SMU3
Connect pin 3 to SMU2
Connect pin 4 to SMU1
Hp4145;"DU1 ,1 I SMU1 Force 6V , 100mA comp.
Hp4145; "DV2 ,1 ;-E*Type;"..1 " ! SMU2 Force 6U , 100mA comp
Hp4145;"DV3.1 ,0,. 1 " ! SMu3 ground
Cont test ! Peform contact test
t$-"C0NT1" THEN Cont3S(Chip (-Contacts
t*-"C0NT2" THEN Cont 10S( Chip )-Contact$
Matrix; "231 "
Matn> ;"31 1 "
Cont_test
t$-"C0NT1" THEN ContSSt Chip )-ContactS
tS="C0NT2" THEN Cont I2S! Chip (-Contact*
! Disconnect SMU2 from pin 3
! Connect SMU2 to pin I
Matrix;"2l 1 "
Matrix; "321 "
Cont test
t*-"C0NT1" THEN Cont7S(Chip )=ContactS
tS-"C0NT2" THEN Cont 15S( Chip (-Contact*
! Disconnect SMU2 from pin 1
I Connect SMU2 to pin 2
I
RETURN
I 31 3t 3t 3t 3t 31 3t 3t 3t 3t ][ 3[ 31 3t 3t 31 3t 3t 3I3t 3t 3t 3t 31 31 3t 3t 313131 3t ]I It ]
Cont test: I
WATT .05
CALL Meas("TI3" .Leakage, 3)
R-ABS(E/(Leakage+1 .E-15))
IF R<2.0E+7 THEN
Contact*-"S"
RETURN
END IF
OUTPUT Hp414S;"DV1 ,1 ;-Type;"
WAIT .05
CALL Meast "TI2" .Current ,3)
R-ABS! 5/ < Current +1 .E-15>)
IF R>2.0E+7 THEN
ContactS="0"
IF R<-2.0E+7 THEN
Contact*="R"
OUTPUT Hp4145! "DV1 .1 ,
"
;-6*Type;
"
,.
RETURN
Perform contact hole test
! Measure substrate leakage
! Substarte short if R<20Mohms
SMU1 Force IV, 100mA comp.
Measure current
Resistance between diff and metal
Open contact if Ri20Mohms
Resistive contact otherwise
SMU1 Force 6V , 100mA comp.
I3I3I It 3I3MI 3t 3t3t 3t 3t 3t 3I3I3I 3t 3t 3t 3t 3t3t 3t 3I3t3t3I3t 3t 3t 3[ 3t 3t 3t K 3
Contres: !
TestS-"C0NTRES"
GOSUB Display_statu5
Contact resistance/diode test algorithm
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4010
4020
4830
4040
4050
40E0
4070
4080
4090
4100
4110
4120
4130
4140
4150
41E0
4178
4188
4198
4200
4210
4220
4230
4240
4250
4260
4270
4280
4290
4300
4310
4320
4330
4340
4350
43E0
4370
4380
4390
4400
4410
4420
4430
4440
4450
44E0
4470
4488
4490
4500
4510
4528
4530
4540
4550
45E8
4578
4580
4590
4B00
4610
4620
4630
4640
4650
4EE0
4670
4680
4690
4700
4710
4720
4730
4740
4750
4760
4770
4780
4790
4800
GOSUB Pretest 1
IF Resistance-1 THEN
ContrestChip> 1
FdrtChip) 1
Vth(Chip) I
VbrtChip) 1
RETURN
END IF
GOSUB Pretest2
IF Resistancel-1 THEN
FdrlChip)2
VbrtChip) 2
Vth(Chip)2
ContrestChip )2
RETURN
END IF
IF Resistance-1 THEN
Short to substrate pretest
Open contact pretest
l
IF
ContrestChip>2
Resistance-0 THEN
GOSUB Reset equip
OUTPUT Matrlxi"310"
OUTPUT Matrix; "321"
OUTPUT Matrix;"33S"
OUTPUT Matrix; "347"
OUTPUT Matrix; "302"
OUTPUT Hp4145;"DIl ,0
OUTPUT Hp4l45;"DI3 0
OUTPUT Hp4145;"DI4V
OUTPUT Hp4145;"DU2 1
OUTPUT Hp4145;"DS1
";-Contres curr*Type;n
0,10"
0,10"
";-Type;"
,. 1 "
10"
SMUl
SMU2
SMU3
SMU4
VSl 1
to pin 1
to pin 2
to pin 3
to pin 4
o sub
SMUl I , 10U c
SMU3 l'i, 10U
SMU4 1-0, 10V
SMU2 v-iu. ioe
VSl V-0
omp
comp
comp
mA comp
WAIT .05
CALL Meast "TV2" .Voltagei ,5)
CALL Meas("TU3"
,Voltage2 5)
Delta_v-ABS(Voltage1-0oltage2 )
ContrestChip (-PROUNDt Del ta v/Contres curr -2)
IF Delta_v<.001 THEN Contres! Chip>3
IF ContrestChip )>-1 .00E+5 THEN ContrestChip >--
Contrest Chip>2
END IF
3 !
Volt age drop
cont act resistance
fail if <lmV
fai 1 ir Rc>10Ei
Icurr-1 .E-3 !
GOSUB Reset_equip
OUTPUT Matrix; "320"
OUTPUT Matrix; "330"
OUTPUT Matrix; "301"
I
OUTPUT Hp4145;"DIl ,0 ; IcurrType; "
OUTPUT Hp4145;"DV2,l
CALL Meast "TV1"VoltsQe1 ,3)
OUTPUT Hp4145;"DII ,0/ ; 2*Icurr*Type; "
CALL Meas("TV!",Voltase2,3)
Oeltav-ABSt Voltage2-l'b;tage1 )
FdrtChip )-PROUND(Deltav/( 1000Icurr).-2)
Current setting for FDR meas
THEN FdrtChip)3
.00E+5 THEN Fdr(Chip)3
IF Deltav<.001
IF Fdr(Chip>>1 ,
I
Icurr-1 .00E-7
OUTPUT Hp4145;"DIl ,0,
"
; Icurr*Type; "
CALL Mees! "TV1 " ,Vth!Chip ),5)
Vth! Chip )-PR0UND< Vt ht Chip ) ,-2 )
IF ABS(Vth(Chip))>10 THEN Uth(Chip)3
I
Icurr 1 .00E-6
OUTPUT Hp4145;"DI1 .0 . " ; Icurr*Type; '
CALL Meast "TV1" VbrtChip), 3)
Vbr ( Chip (-PROUNDt ABStVbrtChip)) -2)
IF Ubr(Chip)>99.5 THEN Vbr(Chip)3
RETURN
I
i
it 31 3t ]t 3t 3t 3t 3t It 3t It 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t ]t 3t 3t 3t 3[ 31 3t 3t 3t 3t 3t It ]t ]
I
i
Contre5_curr : I Set contact resistance measurement forcing current~
! from main menu
CONTROL 1,10;! I Turn on cursor
ZS-"Enter forcing current (Amps) for CONTRES test
structure"
SMUl
SMUl
SMU2
SMUl
SMU2
to pin 2
to pin 3
to substrate
Force
force
1mA,
IV.
20V comp
100mA comp
SMUl force 2mA, 20U comp
voltage difference
diode FDR in kohms
fail if VdropdmV
fail if FDR>100kohms
SMUl force l00nA,20U comp
Diode threshold
fail if vth>10V
SMUl force luA, 100V comp
Diode breakdown
meas limited
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4810
4820
4830
4840
4850
4860
4870
4880
4890
4908
4910
4920
4930
4940
4950
49B0
4970
4980
4990
5000
5010
5020
5030
5040
5050
5060
5070
50B0
5090
5100
5110
5120
5130
5140
5150
51E0
5170
5180
5190
5200
5210
5220
5230
5248
5250
5260
5270
5280
5290
5300
5310
5320
5338
5340
5350
53E0
5370
5380
5390
540O
5410
5420
5430
5448
5450
54G0
5470
54S0
5490
5500
5510
5520
5530
5540
5550
55B0
5570
5580
5590
5600
DISP ZS&" (max-100mA,min-10nA)" ;
INPUT Contres_curr
IF Contres_curr<1 .0E-8 OR Contres curr> .
CONTROL 1 ,10;0
RETURN
1 THEN Contres_curr
t 3t 3t 3t3t ]t It 3t 3t3t 3t ][ 3MI3I ]t 3t 3t 3t Hit ]t 3t 3t 3t 3t 31 3t 3t 3t 3t ]t 3t 3t3
Date: ! Set date from Main_menu
CONTROL 1,10|1 l Turn on cursor
DISP "Enter Date (format- mm/dd/yy)";
INPUT DateS
IF LEN(Date$X>8 THEN Date
CONTROL 1 ,10;0
RETURN
t 3t 31 3t 3t ]t 31 3t 3t 3t 31 3t 31 3t 3t 3t 3131 It It ]t 3t ][ 3t 3t 31 3t 3t 3t 31 3t 3t 3t ][ ]
Default values: i
PRINTER IS 1
GCLEAR
ClearS-CHRS! 255 l&CHRS! 75 )
SystemS=CHRS(255 l&CHRS! 125)
MenuS-CHRS! 255 (iCHRS! 1 24 )
UserS=CHRS!2S5)&CHRS( 123)
Userl*=CHRS!255)&CHR$( 12E )
InverseS-CHRS! 129)
Of fS-CHRS( 128)
OUTPUT 2;ClearS;
Hp4I4S=717
Prober-707
Matnx-709
Plotter-705
LOCAL Prober
Xdim-762
Ydim-7G2
Cap_range-2O0
Eox-3.45E-13
Uafer_type*="N"
Type=1
GOSUB Die_pattern
GOSUB Step_pat_table
GOSUB Pnnter_setups
GOSUB Parameters
Process-1
Menu_page$="MAIN"
Udpw1_current=. 1
Udpw2_current=. 1
Lw38_188 curr-. 1
Lwl5_!000"_curr=. 1
Contres curr-.l
Param_type*-"NUM+STD"
6raphics_output*-
"SCREEN"
RETURN
Start up default values
Output is screen
Reset graphics
Assign Clear* to clear screen
System softkeys
Assign Menu* to turn on/off softkeys
Assign UserS to turn on user softkeys
Assign userlS to select softkey sets
Inverse video (screen)
Normal video (screen)
Clear Screen
HP4145 select code eddress
Prober select code eddress
Matri* select code address
PLotter select code address
Release prober from computer control
X-steppmg distance
Y-stepping distance
PAR M410 Capacitance range
Permittivity of oxide
Default wafer type
Type=1 for N-type, -1 for P-type
Generate die stepping pattern
Lookup table for inter-die stepping
Printer variables
Assign numbers to parameters
Default process number
Default menu page
Default forcing current VDPU1
Default forcing current VDPW2
Default forcing current LW30_100
Default forcing current LUIS 1000
Default forcing current CONTRES
Default data type for wafer mapping
Default output for wafer mapping
it3t3t3[3t3t3[3t]t]t]t]l]t]t]t]I3[3t]tlt]t3I]t3t3t3t3t]fU3t3I3t3t3t3
Die_pattern: I
1-0
MAT Diex- (20)
MAT Diey- (20 >
FOR Y-20 TO 25
FOR Z-20 TO 25
1 = 1 + 1
Diexd )-Z
Dieyd >-Y
NEXT Z
NEXT Y
Number_of_die=I
RETURN
I Die stepping pattern
! X-die coordinates
! Y-die coordinates
!t][][]t3t]t]I]I3t3MI3[3t3I3t3[]t3t3t][3[3t3l]t3I3t3[3I3t3t3t3[3t3t3I3
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5S10
5620
5638
5640
5650
5660
5E78
5680
5B90
5700
5710
5720
5730
5740
5750
57B0
5770
5780
5790
5800
5810
5820
5830
5840
5850
5880
5870
5880
5890
5900
5910
5920
5930
5940
5950
5960
5970
5980
5990
6000
6810
B020
6838
6040
6050
60E8
6070
6088
6090
6100
61 10
6128
6130
6140
6150
6168
6178
6188
6198
6200
6210
6220
6230
6240
6250
62S0
6270
6280
6290
6300
B310
6320
6330
B340
6350
E3E0
6370
6380
6390
6400
I Error recovery from disk operationsDisk_error: !SELECT ERRN
CASE 54
915? "Duplicate filename press <RETURN> to continue";GOTO Disk Jump
CASE 5B
Bllf, "Filename is undefined press <RETURN> to continue";GOTO Disk jump
CASE B4
glSP "Mass storage media overflow press <RETURN> to continue";
GOTO Disk Jump
CASE 80
DISP "Media changed or not in drive press <RETURN> to continue"
GOTO Disk jump
CASE 85
DISP "Media not initialized press <RETURN; to continue";
60T0 Disk jump
END SELECT
~
DISP "Disk error press <RETURN) to continue";
Disk_jump: !
INPUT ZS
IF Store_or_load*-"ST0RE" THEN Store_error
IF Store_or_loadS-="LOAD" THEN Load_error
IF Store_or load**"CAT" THEN Cat error
RETURN
t 3t 3t 3t 3t 3t 3[ 3t 3t 3t 31 3t 3t 31 3t 31 3t 3t 3t 31 3t 3t 3t 3t 3t 3t 3t It It It ]t ]t ]f 3l3t 3
Display status: ' Display current test/position during testing
DISP TAB<5>; "CHIP-" sDiextfchip ); ": " ;Diey( Chip >;
DISP " CHIPS LEFT-";Number_of_die-Chip;
DISP " TEST STRUCTURE*" ; Test*
RETURN
!
i
it 3t 31 3t 3t 31 3t 31 3t 3t 3t 3t 3t 3t 3C 3t 3t 31 3t 3t 3t3t 3t 31 3t 3t 3I3t 3t 3t 3t 3t 3t 31 3
l
IFi les_menu:
Menu_f lag-0
LOOP
OUTPUT 2;ClearS;
FOR 1-0 TO 23
OFF KEY I
NEXT I
I
PRINT Inverse*
PRINT TABXY(20,I >;
PRINT TABXY<20,5>;
PRINT TABXY(20,E>;
PRINT TABXY(20,7);"f3
PRINT TABXY(20,8);"f4
PRINT TABXY(20,9);"f5
PRINT TABXY(20,l0);"f6
Files sub-menu
" f1
f2
Load/Store/Pr int date files
Store all data on floppy
disk"
Load previous data from floppy disk
Catalogue floppy
disk"
Initialize floppy
disk"
Print current data in
memory"
, ., _.. . ,._.. ._ Print current statistics in memory
PRINT TABXY(20,1 1 ); "f7 - Print error code reference
table"
PRINT TABXY(20.12);"f8 - Exit files
menu"
data"
.3 GOSUB Store_deta
data".3 GOSUB Load_data
disk"
,3 GOSUB Cat_disk
floppy", 3 GOSUB Init_floppy
data"
,3 GOSUB Printout
stats", 3 GOSUB Pnnt_stats
Codes"
,3 GOSUB Print codes
GOTO Exit_files
LOOP
_,
DISP TAB(25);"Select desired softkey
EXIT IF Menu flag-1
END LOOP
Menu_f lag-0
END LOOP
l
Exit_files: I
Menu_f lag-1
RETURN
l
i
"lOffS
ON KEY 1 LABEL
" Store
ON KEY 2 LABEL " Load
ON KEY 3 LABEL
" Cat
ON KEY 4 LABEL "Initial
ON KEY 5 LABEL Print
ON KEY 6 LABEL " Print
ON KEY 7 LABEL
" Print
ON KEY 8 LABEL " Exit".
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6410 Jt3[3t313[3t]13[][3[]t]13t3[]t]l][3[313t3t][3[3[3[3[3t3t3t3t3t3t3t3[3
1*80 ?td<Pa^a,,,eter,-0 THEN RETURN ! Parameter not in memory
6500
EN RETURN ! Parameter not in "anorY
Hi 2VJ,?tT 2'clear*;MenuS; | Clear screen/turn off softkeys
fi^g SiflL ' Initialize graphicsE530 6CLEAR i clear graphics buffer
crrS ?Ir .. . . - . ,,..- ' Select degrees for anglesHIS iLiri?St)lf,-output$* PLOTTER" THEN PLOTTER IS Plotter , "HPGL"E5E0 GRAPHICS ON i Turn on graphics
6570 Xmin-MIN(Diex(*)> "
6580 Xma*-MAX!Diex( ) )
6590 Ymin=MIN(Diey< ) )
6B0O Ymax=MAX(Diey( ! )
6E10 WINDOW Xmin-1 .Xma*+ 2 ,Ymln-1 ,Ymax+2 I Graph scales
EB20 FOR 1-1 TO Number of die
6E30 MOUE Die*! I ),Diey(I )
6B40 RECTANGLE 1.1 ! Draw chip locations
BB50 NEXT I
6660 CSIZE 2 | Character sizes
6B70 FOR I-Xmin TO Xmax
6680 MOUE I+.4,Ymin-.25
6690 LABEL I I Label X chip coordinates
6700 NEXT I
6710 LDIR 90 ! labels are at 90 degrees
6720 FOR I-Ymin TO Ymax
6730 MOVE Xmin-.l .I+.4
B740 LABEL I ! Label Y chip coordinates
B750 NEXT I
E7E0 !
E770 PEN 2
6780 LDIR 0 I labels or at 0 degrees
6790 CSIZE 4
6800 MOVE Xmin.Ymax+1 .6
E810 LABEL "Date : "&DateS&" Run: "&Run$&" Wafer : "SUaferS ! Label ID
6820 MOUE Xmin,Yma*+1 . 1
EB3B LABEL "Process-" iProcess ; "
Parameter-"
iParameterSt Parameter )[ 1 ,93
6848 !
E858 CSIZE 3
E8E0 X-.1
6870 Y-.4
E88B IF Flag-1 THEN X-.4
6890 i
E9BB FOR 1=1 TO Number of_die I Place parameter values in chip locations
6910 !
B92B IF Flag=8 AND Stdt Parameter >>0 THEN
6930 Num_std-PROUND< (Valued )-Avg< Parameter ) )/Std( Parameter ) ,-2 )
6940 END IF
E95B !
69E8 MOVE Diexd )+X .Dieyt I )+Y
6970 IF Value(I)>-0 OR Flag=1 OR Valued )>-10 AND (Parameter-8 OR Parameter-9
) THEN
6980 IF Flag-0 THEN
B990 IF
Param_typeS="NUM" OR Parem typeS-"NUM+STD" THEN LABEL Ualue( I >
7000 IF
Param_typeS="STD" AND Stdt Parameter )>0 THEN LABEL Num_std
7810 IF Param
type$="NUM+STD" AND Stdt Parameter )>0 THEN
7020 MOVE Diexd )+X.Diey( I )+ . 1
7030 LABEL Num_std
7040 END IF
7050 ELSE
7060 LABEL ValueSt I )
7070 END IF
7080 END IF
7098 NEXT I
7100 l
7110 IF Flag=0 THEN
7120 MOVE Xmin+2,Ymin-1
7130 LABEL "Std-
"
;Std< Parameter )
7140 MOVE Xmin+2,Ymin-.5
7150 LABEL "Avg-
"
;Avg( Parameter )
71E0 ELSE
7170 MOVE Xmin+1 ,Ymin-1
7180 ZS="S - Short to sub (RC20Mohm) (
7190 LABEL USING "K , 3D. D ;ZS .Errort 1 .Parameter), "X
)"
185
7200 MOUE Xmin+1 ,Ymin-.75
Z512 Z*="0 - Open contact <R>20Mohm) <"
77$ fcn?j|LUSI5? :K;3D-^K"'ZI.E'"^(2.Parameter)."!d"ti.5VS MOVE Xmin+ 1 .50
7240 ZS-"R - Resistive short (R<20Mohm) ("
7260 END IF
USIN6 "K-3D-D.K"'z$.E<-ror<3,Parameter). '%)
7270 MOVE Xmin.Ymin
7280 PEN 0
7290 !
7300 IF Graphics outputS-"PRINTER" THEN
7310 DUMP GRAPHICS
7320 PRINTER IS 701
7330 PRINT FfS
7340 PRINTER IS 1
7358 END IF
736B !
7370 IF Graphics_output*-"SCREEN" THEN INPUT Z*
7380 !
7390 GINIT
7400 GRAPHICS OFF
7410 OUTPUT 2;MenuS;
7420 RETURN
7430 !
7440 I
7450 lt]n[][][][]n[][][J[][][)[][][][][][]t][]I3[][][lt][][][][3I][][][]
74E0 !
7470 !
Zf5 Gr2P,Si.c5-nenu: ! Sel=t wafer mapping or histogramming of any parameter7490 OUTPUT 2;ClearS; ! clear screen
7580 GOSUB Userl I softkeys
7510 Flag=0
7520 Flagl=0
7530 Parameter-0
7540 FOR 1-0 TO 23
7550 OFF KEY I
75E0 NEXT I
7570 !
7580 LOOP
7590 PRINT TABXY(20,1 > ; InverseSS" PARAMETER WAFER MAPPING "iOffS
7600 FOR Ii-1 TO 15
7610 IF Ii<l0 THEN PRINT TABXYdS ,Ii+1 ) ;UALS( 1 1 )&" ) "UParameterS! Ii )I I ,
93
7620 IF Ii>9 THEN PRINT TABXY! 1 5 ,11 + 1 ) ; VALS! Ii )&" ) "&ParameterS( I i )[ 1 ,93
7B30 NEXT Ii
7648 FOR I1-I6 TO 31
7650 PRINT TABXY(43,Ii-14);UALS(Ii )5" ) "SParameterSt Ii )f 1 ,93
7660 NEXT II
7670 PRINT TABXY! 15. 1 8 ); "Selected test
-"
7680 IF Parameter-0 THEN PRINT TABXY! 31 , 1 8 ) ; InverseS8,"N0NE"&0f f $
7B90 IF ParameterOO THEN PRINT TABXY! 31 . 1 8 ) ; InverseS;Parameter ;0f fS;
"
7700 !
7710 ON KEY 1 LABEL " SELECT PARAM" ,5 GOSUB Select param
7720 ON KEY 3 LABEL " PLOT "&Peram_type* ,5 60SUB Param type
7730 ON KEY 5 LABEL "OUTPUT -"&Graphlcs_outputS ,5 GOSUB Graphics output
7740 ON KEY 6 LABEL "*HIST0<",5 GOSUB Histogram
7750 ON KEY 7 LABEL ""MAP"" 5 GOSUB Graph
77G0 ON KEY 8 LABEL "EXIT" .5 GOTO Exit_graphics
7770 END LOOP
7780 !
7790 Ex-it graphics: !
7800 Menu flag-!
7810 RETURN
7820 I
7830 I
7840 !t 3t3t 3t ]t It It 3t3t][ 3t3Mt ]C 31 ]I ]t 31 31 3t 3t 3t 31 31 31 3t 3t 3t 3t 3t 3t3t3t3t 313
7850 !
7860 !
7870 Graphics output: ! Select output destination for wafer mapping
7880 IF Graphics
outp $-"SCREEN"THEN ZS-"PRINTER"
7890 IF Graphics THEN
ZS="PLOTTER"
7900 IF
GraphicsIoutputS-"PLOTTER" THEN ZS="SCREEN"
7910 Graphics_output$=ZS
7920 RETURN
7930 !
7940 I
7950 innt junnnnnnnc unit jnnnnnnnt jnnt Jtjnnnnnt mM
7960 !
7970 i
7980 Histogram: I Histogram graphics tclasses - 10 (fixed)
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7990 IF Parameter-0 THEN RETURN
8000 IF Flag-0 THEN
8010 IF Stdt Parameter (-0 THEN RETURN
8020 ELSE
8030 IF UalueSd)-"" THEN RETURN
8040 END IF
8050 OUTPUT 2;ClearSiMenuSi
8060 MAT Class- (0)
8070 GINIT
8080 GCLEAR
8090 DEG
InO THEN PL0TTER IS Plotter
B120 FOR I-Number of die+1 TO 50
8130 IF Flag-0~THE"N Ualue! I )-Avg( Parameter )
8150 IF Flag-0 THEN
81 B0 IF Parameter<>8 AND Parameter<>9 THEN
8170 Xmln-1.E+10
8188 FOR 1-1 TO Number of die
81 SB IF Valued )>-0 THEN
S2:. IF Valued XXmin THEN Xmin-Value! I )
82 10 END IF
8220 NEXT I
8230 ELSE
8240 Xmin-1.E+10
8250 FOR 1-1 TO Number of_die
8260 IF Valued
>>-10"
THEN
8270 IF ValuedXXmin THEN Xmin-Ualuet I )
8280 END IF
8290 NEXT I
8300 END IF
8310 Xme*-MAX( Value! ))
8320 Xstep=!Xmax-Xmin)/10
8330 Ymin-0
834B FOR 1=1 TO 10
8350 FOR J-1 TO Number_of_die
83G0 IF Valued )>-Xmin+( 1-1 XXstep AND Value< J XXmin+I*Xstep THEN
8370 Classd )-Classd )+1
838B END IF
8398 IF Value(J)-Xma* AND 1-10 THEN Class< 1 0 (-Class! 10 )+l
8400 NEXT J
8410 NEXT I
8420 Yma*-MAX(Class(* ) )
8430 Ystep=Ymax/IB
8440 ELSE
8450 Xmin-0
8460 Xmax-4
8470 Xstep-4/5
8480 Ymin=0
8490 FOR 1=1 TO Number of die
8500 IF UalueKI
>-"5"" THEN Class( 1 )=Class( 1 )+l
8510 IF ValueS< I
)="0" THEN Class! 2 J-Class! 2 ) + 1
8520 IF UalueSf I
)-"R" THEN Class! 3 )-Ciass( 3 (+1
8530 NEXT I
8540 Ymax-MAX!Class(* ))
8550 Ystep=Yma>./10
85G0 END IF
8570 IF Ymax-Ymin<-0 OR Xmax-Xmin<-0 THEN
8580 OUTPUT 2;ClearS;MenuS;
859B RETURN
8B0O END IF
8E10 i
8620 WINDOW Xmin-Xstep ,Xma*+Xstep ,Ymin-2*Ystep ,Ymax+3*Ystep
8E30 CLIP Xmin.Xmax .Yrnin.Ymax+Ystep
8E40 AXES Xstep.Ystep.Xmin.Ymin.l ,1 ,3
BE50 AXES Xstep.Ystep.Xmax , Ymax+Ystep , 1 .1 ,3
8660 CLIP OFF
8670 !
8680 Classes-10
8690 IF Flag=1 THEN Classes=3
8700 FOR 1-1 TO Classes
8710 IF Flag=0 THEN MOUE Xmin+d-1 HXstep .0
8720 IF Flag=1 THEN MOVE Xmin+( I )*Xstep ,0
8730 RECTANGLE Xstep.Classd )
8740 NEXT I
8750 !
8760 I
8770 CSIZE 4
8780 MOVE Xmin-Xstep .Yrnin-.25Ystep
187
8790 LABEL Ymin
8800 MOVE Xmin-Xstep ,Ymax-.25Ystep8810 LABEL PROUNDt Ymax -2 >
8830 MyES---SXsteP.Ymin+3.Ystep
II50 |IgfEL0PROUND<Ystep'-2,'',/Dly"
88E0 IF Flag-0 THEN
111% T2HI, Xmln-.S.Xstep .Ymln-Ystep8880 LABEL PROUND! Xmin .-2 )
Iq M2yj Xmax-Xstep.Ymin-Ystep8900 LABEL PROUNDt Xmax .-2 )
8910 MOUE Xmln+4.Xstep,Ymln-Ystep
oaiS r,
PRUND<Xstep,-2);"/DIV"
8950 ^ELXm|n+'-3*^tep .Classd)
8970
^ELX?0n+-3*XstaP.Class(2)
HIS ^ELX^+3-3-^tep.Class<3
9080 END IF
9018 I
9828 !
9030 PEN 2
9040 CSIZE 4
9050 MOUE Xmin,Ymax+1 .BYstep
IS6,0. LABEL "Date:"&DateS&" Run: "&RunSS." Wafer: "&WaferS9070 MOUE Xmin, Ymax+1 .lYstep
9038
lj-flBEL "Pi"oces5 = ";Process;" Parameter-" iParameterK Parameter )t I ,93
9100 I
9110 CSIZE 3
9128 IF Flao=0 THEN
9130 MOVE Xmin+8.5Xstep , Ymax + 1 .2*Ystep
9140 LABEL "Std- " ;Std< Parameter )
9150 MOUE Xmln+8.5Xstep , Ymax + 1 .8Ystep
91E0 LABEL "Avg- " ;Avg( Parameter )
9170 ELSE
9180 MOUE Xmin+.5*Xstep ,Ymin-2*Ystep
9190 ZS="S - Short to sub (R<20Mohm) C
92e8 LABEL USING "K .3D. D ; ZS , Error! 1 .Parameter ). "X )"
9210 MOVE Xmin+.5Xstep ,Ymin-l .35Ystep
9228 ZS="0 - Open contact <R>20Mohm) ("
9230 LABEL USING "K .3D. D ;ZS ,Error(2 .Parameter ) "id"
9248 MOUE Xmin+.SXstep .EB'Ystep
9250 ZS="R - Resistive short <K:28Mohm) ("
92E0 LABEL USING "K .3D. D ; ZS .Errort3 .Parameter ) "X )"
9278 END IF
9288 MOUE Xmin,Ymin
9290 PEN 0
9300 l
9310 IF Graphics_outputS="PRINTER" THEN
9320 DUMP GRAPHICS
9330 PRINTER IS 701
9340 PRINT Ff$
9350 PRINTER IS 1
9360 END IF
9370 !
9380 IF Graphics outputS-"SCREEN"THEN INPUT Z*
9390 !
9400 GINIT
9410 6RAPHICS OFF
9428 OUTPUT 2;Menu*;
9430 RETURN
9440 !
9450 !
9460 !I3t 3t 31 3t 3t 3t 3t 3t 3t 31 3 1 3t 3t It 3t 31 3t 3t 31 ]t It ]t 31 3t 3t 3t 3t 3t 3t 3t 3t 3t 31 31 3
9470 I
9480 !
9498 Init floppy: I Initialize o new floppy disk
9508 OUTPUT 2;Clear* ;
9510 Menu flag=1
9528 PRINT Inverses
9530 PRINT TABXYt 10 ,5 ); " Initializing floppy will destroy all data
9540 PRINT TABXYt 10.6 );
"
previously stored on disk. Do you really
9550 PRINT TABXY! 10,7);" want to do this? Enter (YES/NO).
95E0 CONTROL 1 ,10; 1
9570 INPUT Z*
9580 CONTROL 1 ,10,0
188
9590
9S00
9610
9E20
9E30
9640
9650
9E60
9E70
9E80
9690
9700
9710
9720
9730
9740
9750
9760
9770
9780
9790
9800
9810
9820
9830
9840
9850
98E0
9870
9880
9898
99B0
9910
9920
9930
9940
9950
99B0
9970
9980
9990
10000
10010
10020
10E30
10040
10050
100E0
10070
10088
10090
10100
101 18
10120
10130
10140
10150
10IE0
10170
10180
10190
10200
10210
10220
10230
10240
10250
10260
10270
10280
10290
10300
10310
10320
10330
10340
10350
10360
10370
10380
IF ZSO"YES" THEN RETURN
I
OUTPUT 2;ClearS;
DISP "Initializing disk "
INITIALIZE ":
RETURN
I
!
!t 3l3I3t3t3t3t][3I3t3[3[]t3t][3t3[3t3t][3[]t][3t3[3[3t3l3t]t][]t]t3I3t3
!
Init hp4145: !
OUTPUT 2;Clear*;
DISP "Calibrating Meters "
OUTPUT Hp4145;"IT2" I
OUTPUT Hp4145;"CA1"
OUTPUT Hp4145;"BC"
OUTPUT Hp4145;"US"
GOSUB Reset_equip !
DISP "Align wafer over 20:20 die location and press <RETURN>";
INPUT Z*
OUTPUT 2;ClearSi
PRINT TABXY(28,10);CHRS< 131 )8," PROCESS
RETURN
|
i
it ]t 3t 31 31 3t 3t 31 3I3t 3t 3t 3t 3t 3I3t 3t 3t 3t ][ ][ 3t 3t 3t 31 3t 31 It ]t ][]t 3t 3t 3t3
I
Initialize HP4145
Medium Integration
Calibrate on
Clear buffer
User mode
Turn off all channels
';Process;CHRS( 128)
Load data: i load data from floppy from a previous test
Store or_load*="L0AD"
File*-""
CONTROL 1 ,10;1
DISP "Enter filename of data you wish to receive <RETURN> to exit";
INPUT FlleS
CONTROL 1 ,10;0
IF FlleS-"" THEN RETURN
I
DISP "Loading data from disk
"
ON ERROR GOTO Disk_error
GOSUB Zero_vanables
I
ASSIGN SPath I TO Fi leS&" : ,700 1
"
ENTER SPath T USING "7A ,2A ,8A (RunS .Wafer*.DateS .Process
ENTER ePath 1 ;Tox 1 ( > , Fcapl 200! * ) ,Fcapl_400() ,Fcap1_600(>
ENTER SPath_1 ;Fcap1_800(* ) ,S"heet_rho1(? ) ,Sheet_rho2<) ,Lwl 5_I000( )
ENTER @Path_1 ;Lw30 100! ) Comb5S<* ) ,Comb10S(* ) ,Comb15S(* ) ,Serp5S()
ENTER SPath 1 ; SerpTOS! ) ,Serp15S()
IF Process-? THEN
ENTER SPath 1 ;To>.2( ) .Delta tox( >,Fcap2_200(),Fcap2_400<>
ENTER ePathll ;Fcap2_E00! ) ,Fcap2_800<* )
END IF
ENTERS|path 1 ; Cont res! * ) ,Uth( ) ,Fdr<* ) .Vbr! ) ,Cont3S() ContSS! * )
ENTER ePethlt ;Cont7*( ),Cont10S( ),Cont12S(* ),Cont15S< >
ENTER 8Path 1 ;Test t ime ,Uafer_typeS, Type ,Cap_range,Udpw1current
ENTER PPathTl ; Vdpw2"_current ,Lw30_100_curr,Lw15_1000_curr,Contres_curr
ENTER @Path_1 ;Defect_density
ASSIGN SPath_1 TO
GOSUB Calc_stats
!
Load error: !
OFF ERROR
RETURN
!
![3I3t3I]I3t3t]I3t]t3t3t]t3I3t3t3t3t3t3t3t3[]t]t]t3C3[]t3[3t3I3t3I3l3[3
i
Lw15_1000: I
Length-1000
Linewidth-15
TestS-"LW15
1000"
Current-Lw15"_1000_
GOTO Linewidth
Lw30_100: I
Length- 100
Linewidth-30
Test$-"LW30_100"
Distance between voltage tabs
Conductor linewidth
189
10390
10400
10410
10420
10430
10440
10450
10460
10470
10480
10498
10500
10510
10520
10530
10540
10550
I05B0
10570
10580
10590
10600
10610
10E20
10E30
10E40
10E50
10E6B
10670
1068B
10690
10700
10710
10728
10730
10740
10750
10760
10770
10780
10790
10800
10810
10820
10830
10840
10850
108EB
10870
10880
10898
10900
10910
10920
10930
10940
10950
109E0
10970
10980
10990
1 1000
1 1010
1 1020
1 1030
1 1040
1 1050
1 1060
1 1070
1 1080
1 1090
1 1 100
11110
1 1120
11 130
1 1 140
1 1150
11 160
1 1170
1 1 180
Electrical linewidth test algorithm
Current -Lw30_100_curr
Linewidth: I
GOSUB Display status
IF Process-3 THEN CurrentCurrent
IF Sheet_rho1 (Chip X0 THEN
IF Sheet_rho2(Chip X0 THEN
?r Teo+.I-"L.U|30 100" THEN Lw30 100<Chip> 10
RETURN
~
" EN L""S_1000(Chip)-10
ELSE
Sht_rho-Sheet_rho2(Chip )
ELSE
IF Sheet_rho2(Chip ><0 THEN
ELS|heet_rho-Sheet_rho1(Chip )
S|jeet_rho-Sheet_rho2<Chip>
END IF
!
GOSUB Pretest I
IF Resistance-1 THEN
IF TestS="LU3B_100" THEN Lw30 1 00! Chip)20|PTTe5tS="LW15_1000" THEN Lw15"_l000< Chip)20RETURN
END IF
GOSUB Pretest2
IF Resistance-1 THEN
IF TestS-"LW3B_100"
IF TestS-"LW15 1000'
RETURN
END IF
THEN Lw30 100!Chip)30
THEN Lw15"_1000(Chip)30
GOSUB Reset equip
OUTPUT Matrix; "310" i "321 " j"33E";"347";"302"
,
"
;TypeTtype;
"
,. 1 "
1
1 ,
"
;TypeTtype;
"
, . 1
'
Ttype-1
IF Process=3 THEN Ttype 1
OUTPUT Hp4145; "DI1 ,1 0,10"
OUTPUT Hp4 1 4S;"DI2,0, "i CurrentType;"
IF TestS="LW30_100" THEN OUTPUT Hp4145;"DV3 1
IF Tes*.S="LW15_l000" THEN OUTPUT Hp4145;"DI3
IF Test$="LW30 100" THEN OUTPUT Hp4145;"DI4 1
IF TestS="LW15_1000" THEN OUTPUT Hp4145;"DV4
OUTPUT Hp4 1 45 ; "DS1
WAIT .05
CALL Meas! "TV1" .Voltagei ,5)
IF TestS="LU30_100" THEN CALL Meast "TU4" ,Uol tage2 ,5 )
IF TestS="LU15 1000" THEN CALL Meas! "TV3" ,Voltage2 .5 )
CALL Meas! "TV2T',Ucomp ,3 )
Delta v=ABS< Vol tagel -Vol tage2 )
R=ABS(Delta_v/Current )
IF Delta v<.00! OR Vcomp>9.9 THEN
IF TestS="LW30_100" THEN Lw30 100(Chip)=-40
IF TestS-"LU15_1000" THEN Lwl5 1000! Chip (40
RETURN
END IF
Wcalc-Sheet_rhoLength/R
Lw=PR0UND(Wcalc-Linewidth,-2)
IF Process=3 THEN
IF ABS(Lw)>10 OR Lw<0 THEN Lw50
ELSE
IF Lw<-Linewidth/3 OR Lw>0 THEN Lw50
END IF
IF Test$="LW15 1000" THEN Lw1 5_1000( Chip )-Lw
IF TestS-"L 30ll00" THEN Lw30_100( Chip )-Lw
RETURN
|
i
!t 31 3t 3t 31 3t 3t 31 31 3t 31 3 1 3t 3t ]t 3t 3t3I 3t 3[ 31 3t 31 3t 3t 3t 3t 3t 3t 3[ 3t 3t 3t 31 3
I
j
Lw30 100_curr:l set default forcing current
CONTROL 1 ,10; 1
ZS="Enter forcing current (Amps) for LW30_100 test
structure"
DISP ZS&" (max=100mA,min-10nA)";
INPUT Lw30 100 curr
IF Lw30
100"
curr<l.0E-8 OR Lw30 100 curr> . 1 THEN Lu30_1 00_curr
190
11190
11200
1 1210
11220
1 1230
1 1240
1 1250
11260
1 1270
1 1280
11290
1 1300
11310
11320
1 1330
1 1340
1 1350
1 13E0
11370
11380
11390
1 1400
11410
1 1428
1 1430
11440
1 1450
1 1460
1 1470
1 1488
11490
I 1580
11510
1 1528
11530
1 1540
11550
11560
11570
1 1580
11590
11600
1 1610
1 1B20
11630
1 1640
1 1650
1 1660
11670
1 1680
11690
1 1700
1 1710
11720
11730
1 174B
11750
1 1760
11770
11780
11790
11800
1 1810
1 1820
11830
1 1840
1 1850
11860
1 1870
11880
1 1890
1 1900
1 1910
11920
1 1930
11940
1 1950
11960
1 1970
1 1980
CONTROL
RETURN
1 ,10:0
t 3t 31 )t 31 3 1 ][][][][ 3t 3t It It 3t3t 3t 3t 3t 31 3t 3t UK 31 It 3t 31 3t It ]t ]t 3t 3t 3
test structure"
Lw15 1000 curr: ! set default forcing current
CONTROL 1 ,10; 1
ZS-"Enter forcing current (Amps) for LW15_100C
DISP Z*&" tmax-l00mA,min-10nA>";
INPUT Lw15_1000_curr
IF Lw15_l000_curr<1 .0E-8 OR Lwl5_1000 curr) . 1 THEN Lw15_1000_curr
CONTROL 1 ,10;0
RETURN
t 3MI3I 3tU 3t3I3[]t]t 3t K U U K K ]I ]t 3t 3t3t3t U 3t3t]tK]t]t 3t 3t3tK JI)
Main_menu: !
I
CONTROL 1 ,10;0
LOOP
OUTPUT 2;ClearS;
GOSUB Userl
FOR 1-0 TO 23
OFF KEY I
NEXT I
!
Z*-InverseS
Z$=Z*&"
PRINT TABXYtE
ZS="
ZI=ZSf,Off$
PRINT TABXY(6,2
I
ON KEY 1 LABEL
KEY 2 LABEL
KEY 3 LABEL
KEY 4 LABEL
KEY 5 LABEL
KEY 6 LABEL
KEY 7 LABEL
KEY 8 LABEL
Main menu (program beginning)
ON
ON
ON
ON
ON
ON
ON
i
i
ON
ON
ON
ON
ON
ON
ON
ON
I
LOOP
IF
Electrical In-Process Control Test Chip Program
1 );ZS
Rochester Institute of Technology
);Z$
Date" GOSUB Date
Run" GOSUB Run
Wafer" GOSUB Wafer
Process" GOSUB Process
START
TEST" GOTO Exit
Files
Menu" GOSUB
Graphics
Menu" 60SUB
Default
Menu" GOSUB
Files_menu
Graphics_menu
User2
KEY
KEY
KEY
KEY
KEY
KEY
KEY
KEY
LABEL '
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
LABEL
Wafer
Cap
" VDPW1
" VDPW2
" LU30
" LWI5
"CONTRES
" Main
TrT" GOSUB Type
lange" GOSUB Cap_range
Current" GOSUB Vdpw1_current
Current" GOSUB Vdpw2 current
Current" GOSUB Lw30_T00 curr
Current" GOSUB Lu15_1008_curr
Current" GOSUB Contres_curr
Menu" GOSUB Userl
THENMenu
FOR 7=5 TO 15
Z*="
ZS-ZS&ZS
PRINT TABXYf 1 ,Z);ZS
NEXT Z
LOOP
PRINT
PRINT
PRINT
PRINT
DISP
TABXY! 15,5)|"f 1
TABXYt 15,6);"f2
TABXY(15,7);"f3
TABXYt 15,9);"f4
TAB(25);"Select
Date
Run
Wafer
Process
desired
(Date*
"iRun*
";UaferS
"
iProcess
EXIT "IF Menu_pageS="PARAMETERS
EXIT IF Menu_flag=1
END LOOP
ELSE
, .,.
FOR Z-5 TO 15
Z$="
Z$Z$&ZS
PRINT TABXY! 1 ,Z);ZS
NEXT Z
LOOP
, ,
Z$="f1 - Wafer type
191
11990
12000
12010
12020
12030
12040
12050
12060
12070
12080
12090
12100
121 10
12120
12130
12140
12158
12160
12178
12180
12190
12200
12210
12220
12230
12248
12250
122E0
12270
12280
12290
12300
12310
12320
12330
12348
12350
123E0
12370
1238C
12390
12400
12410
12420
12430
12440
12450
124E8
12478
12480
12490
1258B
12510
12520
12530
12540
12550
125B0
12570
12580
12590
12B08
12610
12620
12630
12648
12650
126E0
12E70
12680
12690
12700
12710
12720
12730
12740
12750
12760
12770
12780
PRINT TABXY(S.5>;ZS|Wafer type*
i5r"t^,~ CaPaci tance meter range
PRINT TABXY(5.6);ZS;Cap range;"Z*-"f3 - VDPWf forcing currentPRINT TABXY!5.7),Z*;Vdpw1 current,'
Z*-"f4 - VDPWi forcing cuFrent
(pF)|
(A)
(A)
(A)
(A)
PRINT TABXYt 5 ,8 >;ZS; Vdpw2 current ;
LW30_100 forcing"currentPRINT TABXYt 5,9); ZS;Lw30 100 curr;'
ZS="f6 - LW15_I000 forcing cuVrent ,
PRINIJ"BXY(5.10);Z$iLw15 1000 cudr,'
CONTRES forcing current (A) 'pRINT_TABXY(.S,11>;ZS;Contres_curr ; "
BXY(61.Z+6);"Vcomp=10V (fixed)'
NEXT Z
rvr?1^
!AB(25);"Select desired softkey"
EXIT IF Menu_pageS-"MAIN"
END LOOP
END IF
EXIT IF Menu flag-1
END LOOP
Menu_f lag=0
END LOOP
I
i
Exit menu: !
IF Process-1 THEN Number of tests=8
IF Process-2 THEN Number~of~test s=9
IF Process=3 THEN Number~of tests=11
OUTPUT 2;Clear$;
- ~
RETURN
I3t3I3[3t3t3t3t3t3t3[3tt3I3t3t3I3I3I3t3t3t3t3I3t]t3t3[3t3f 3t U 3t 3t 3t 3t 3
Move prober: I
IF Chip-1 AND Test-1 THEN
OUTPUT Prober USING "f,K";"SH"
END IF
OUTPUT Prober USING ".K";'U'
IF Test-1 THEN
Prober_modeS="M"
XincXdim< Die* (Chip )-20)
Yinc--Ydim*(Diey(Chip (-20 )
ELSE
Prober_modeS= " I "
Xinc = Index( Process,Test.1 )
Yinc= Index (Process .Test .2 )
END IF
OUTPUT Prober USING "f ,K " ;Prober_modeS
OUTPUT Prober USING " ,U ;Xinc ,Yinc
IF Test-1 AND Chip-1 THEN RETURN
OUTPUT Prober USING "f.K";"D"
WAIT .5
RETURN
Step RKE81 prober
! Set home location
! Raise probes off wafer
I MOVE mode
I X move from 20:2C location
! Y move from 20:20 location
! INDEX mode
! X move from present spot
I Y move from present spot
l Select move mode
I Move prober
! Skip for CAP1/Chip=1
! Lower probes on wafer
t3t3I3t]t]t]l]t3[]t 3l3t3t3t3t 3t3t3t3tU3tK][]t3t3t ]t][]t]I3t3t 3t3t3
Param_type: ! Choose type of data to wafer map
IF Param_type*="NUM" THEN ZS="NUM-fSTD"
IF Param_typeS="NUM+STD" THEN ZS="STD"
IF Param_typeS="STD" THEN ZS="NUM"
Param typeS=ZS
RETURR
t It 31 31 3 t 31 3t It 3t )t 3t 3t 3t U 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t3t 3t 3t 3t 31 3t 3t 3t 3
Parameters: ! Parameter assignments/labels
Parameters! 1 )="T0X1 - CAP! (Ang)"
Parameter*; 2 )="FCAP1_200 CAP1
(MV/cm)"
ParameterS(3)="FCAP1_400 - CAP1 ( MV/cm >"
ParameterS(4)="FCAP1_600 CAP1 < MV/cm >"
Parameter*! 5 >-"FCAP I 800 CAP1
(MV/cm)"
Perameter*(6)="SHEETRH01 VDPW1 (Ohms/sq)"
192
12790
12800
12810
12820
12830
12840
12850
128E0
12870
12880
12890
12900
12910
12920
12938
12940
12950
129E0
12970
12980
12990
13000
13010
13020
13030
13040
13O50
130E0
13070
13080
13090
13100
13110
13120
13130
13140
13150
13160
13170
13180
13198
13288
13210
13228
13238
13248
13258
132GB
13278
13288
1323B
13388
13310
13320
13338
13348
13350
13360
13370
13380
13390
13408
13410
13420
13430
13440
13450
13460
13470
13480
13490
13500
13510
13520
13530
13540
13550
13560
13570
13580
Farame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
Parame
RETURN
terS!
terS!
terS!
terS!
terS!
terS!
terS!
terS!
terS!
terS!
ter$(
terS(
ter*(
ter$(
terS(
terSt
terS(
ter$(
terS!
terS!
terS!
terS!
terSf
terS!
terS!
7>-
B>-
9(-
20)
21 )
22)
23)
24)
25)
10)
11 )
12)>
13)
14 )
15)
IE)
17)
18)
i a >
26)
27)-
28)'
29)'
30)
31 )-
"SHEETRH02
"LW15_1000
"LW30 100
"COMB'S
""COMB10
"COMB 15
""SERP5
"SERP10
"SERP15
"T0X2
"T0X1-T0X2
*"FCAP2_200
"FCAP2 400
'"FCAP2_60O
"FCAP2 800
*"C0NTRE"S
"UTH
"FDR
"VBR
"C0NT3
"C0NT5
"C0NT7
="CONT10
"C0NT12
'"C0NT15
UDPU2 (Ohms/sq)
LW15_1000 (uM)"
LW30 100 tuM>"
COMB"5/COMBI0
COMB5/COMB10
C0MBI5/SERP5
C0MB15/SERP5
- SFRP10/SERP15
<S,0,R)"
(S.O.R)"
<S,0,R>"
(S.OjR)"
(S.O.R)"
SERP10/SERP15 (SiO'R)"
CAP2 (Ang)"
CAP 1 /CAP2 (Ang)"
CAP2 (MV/cm)"
CAP2 (MV/cm)"
CAP2 (MV/cm)"
CAP2 (MV/cm)"
CONTRES (Ohms)"
CONTRES <V>"
CONTRES (kOhms)"
CONTRES (V)"
CONTI (S.O.R)"
(S.O.R)"
(S.O.R)"
(S.O.R)"
(S.O.R)"
CONTI
CONTI
C0NT2
C0NT2
C0NT2 (S.O.R)"
t][3t]t3I3[3t3t3t3IU3t3t3t]I3t]t]t]tK]I][3[3[3I3[3[3t3t3tU3t3I3[3
Pretestl : I
Resistance-0
Curr=1 .00E-7
IF Process-3 THEN CurrCurr
Rmin-2.0E+7
GOSUB Reset_equlp
OUTPUT Matrix; "320
OUTPUT Mstn*;"301
OUTPUT Hp4145;"DIl
OUTPUT Hp4145; "DV2
WAIT .05
CALL Meas! "TV! " ,Z1 ,3)
R=ABS(Z1/Curr)
IF RRmin THEN Resistance=1
RETURN
; "330"; "310"; "340"
5 ;CurrType;
"
1
I Check for sub shorts
! Force 100nA
! Resistance limit
! Connect PINS 1-4 to SMUl
I Connect substrate to SMU2
! SMU1=100nA, Vcomp=5V
! SMU3=0V , Icomp-100mA
1 Measure voltage on SMUl
I Fail if R<Rmin
t 3t 3t 31 3t 3t 3131 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 31 3t 3I3t 3t 3t 3t 3t 3t 3t 3t 3t 3I3t 3t 3t 3
Pretest2: ! Check for opens on all pads
Resistance=0
Resistancel -0
Resistance2=0
Rma*=2.0E+7
Curr=I .00E-7
IF Process-3 THEN Curr--Curr
GOSUB Reset_equip
OUTPUT Hp4145;"DIl .5 ,
"
;CurrType ;
"
IF Process-3 THEN OUTPUT Hp4 1 45; "DV2 , 1 ;-Typ
IF Process<>3 THEN OUTPUT Hp4 I 45; "DV2 . 1 ;Typ
OUTPUT Hp4145;"DV3,1
OUTPUT Matrix;"310"
OUTPUT Matn*;"341"
OUTPUT Matnx;"306"
WAIT .05
CALL Meast "TV1" ,Z,3)
Delta_v-1-ABS(Z)
R-ABS(Delta v/Curr)
IF R>Rmax OR ABS!Z)>5.9 THEN Resistancel-1
OUTPUT Matrix;
"000"
OUTPUT Matrix;
"320"
"331"
"30E"
,Z,3)
e;;
1 SMU1 I-100nA,Vcomp-EV
,.1"! SMU2 BACK BIAS IV
e ;
"
!-SMU3 Com
! SMU1 to pin 1
! SMU2 to pin 4
1 SMU3 to sub
OUTPUT Matrix;
OUTPUT Matrix;
CALL Meas! "TV1
Delta v-l-ABS(Z
R-ABS~Delta v/Curr)
IF R)Rma* OR ABS(Z)>5.9 THEN Resistance2-1
IF Resistancel-1 OR Resistance2-1 THEN Resist
! Open contact if R>20Mo
!
i
SMU1 to pin 2
SMU2 to pin 3
SMU3 to sub
! Open contact if R>20Mohm
ance=1
193
13590
13600
13610
13620
13630
13G40
13650
13660
13670
13B80
13E90
13700
13710
13720
13730
13740
XN
13750
13760
13770
13780
13790
13800
13810
13820
13S30
13840
13850
13860
13870
13BS0
13890
13900
13910
13920
13930
13940
13950
13960
13970
D.D.4X.3D
13980
13990
1403B
14010
14020
14030
14040
14858
140G0
14070
14080
14090
14100
14110
14120
14130
14140
14150
14160
14170
14180
14190
14288
14210
14220
14230
14240
14250
14260
14270
14280
14290
14300
14310
14320
14330
14340
14350
14360
RETURN
tK3t3t]t3t3t3[][3[]t3[]t3[][][3I]t3t][][3[3I3I3t3t3t3t3t3t][]t][]t3
Pj^St.stats:! Print statisticsDISP Printing statistics "
PRINTER IS 701
GOSUB Title
IF Process-1 THEN PRINT ExpandedS5"PAGE 2 OF 2"&Normal*IF^ProcessOl THEN PRINT ExpandedS&"PASE 3 OF
0, orr, s
PRINT CompressedSiUnder on*
"UNormalS
Z*="Parameter
PRINT USING
l
X-3
;ZS&Under
X-4
offS&Crlf*
Avg
X-5
Std
FOR Perameter-1 TO 31
Z*=Parameter*< Parameter )
A-Avg( Parameter )
B=Std(Parameter )
C-N( Parameter )
D- 100* PROUND! C/Number_of_die. -3)
E-Error! 1 .Parameter )
F-Error(2 .Parameter )
G-Error! 3 .Parameter )
H=Error< 4 .Parameter )
I -Error (5 .Parameter )
Flag3-0
IF ParameterC-9 THEN Flag3=1
IF Parameter>-20 AND Parameter
IF Process=2 AND Parameter)-! 0
IF Process-3 AND Parameter>-1E
IF Process-3 AND Parameter>=2E THEN Fla
IF Flag3=1 THEN PRINT USING I3970;ZS,A.
NEXT Parameter
-25 THEN Flag3-
AND Parameters
AND Parameter^
= 1
15 THEN Flag3-1
19 THEN Flag3=1
.C.D.E.F.G.H.I
IMAGE 35A.5D.2D.4X
D
5D.2D.4X
,3D.D,4X,3
PRINT
Test time=PR0UND(Test_time,-2 )
Time_per die-PROUND! Tes t_t lme /Number
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINT
PRINTER
RETURN
"Test
"Test
t ime
time per
of
die
;Test_t ime ; "Sec "
;Time_per_die;
"Sec"
Wafer type - ";Wafer typeS
Capacitance Range - T;Cap_range ; "pF"
VDPW1 forcing current - " ;Vdpwl_current ; "A"
VDPW2 forcing current " ;Vdpw2_current ; "A"
LW30_100 forcing current - ";Lw3B 100_curr;
LW15_1000 forcing current - " ;Lw15"_1008_curr ;
"CONTRES
"Minimum
Normals
Ff$
IS I
"A"
'A"
forcing current - " ;Contres_curr;
oxide defect density
-"
;Oefect_density ;
"DEF/cm2"
t 3t 3t3t 3t3t 3t 3t3t3t 3t3t 31 It 3t3t3t3t 3t 3t 3t 3t 3t 31 3t ]t 3t 3t 3t 31 ]t ][ 3t 3t 3t 31 3
Print
codes. .
Print_codes: I
DISP "Printing er
PRINTER IS 701
PRINT ExpendedS&Under
PRINT Tight spscingS
I
FOR Paramett-=1 TO 31
MAT YS= ( " " )
ZS=Parameter*( Parameter )
error code reference chart
on$f>"Error code reference chart "&Under_of fS&NormalS
I
IF Parameter-1 OR
Y*( 1 )-"Code -I
END IF
I
Parameter'
) Meter
= 10 THEN
out of range. leaky cap or no
contact'
194
14370
14380
14390
14400
14410
14420
14430
14440
14450
144E0
14470
14480
comp
14490
1450B
14510
14520
14530
14540
14550
14560
14570
14580
1459B
14600
14610
14E20
I4E30
14640
1465B
14EE8
14E78
146B8
14E98
14788
14718
14728
14738
14748
14758
147GB
14778
14788
14798
14808
14810
14828
14838
14848
14850
148E0
14870
14880
14898
14980
14910
14920
14930
14940
14950
14960
14970
14980
14990
15000
15010
15020
15030
15040
15058
15060
15070
15080
15090
15100
151 10
15120
15130
15140
IF Parameter>-2 AND Parameter<-15 THEN
0R parameter> = 12 THEN
YS t- -"Cod* "i 111 Plai breakdown is <2MV/cm"S(.) Co -. .. i Exceeds measurement capability" e -2"Code
$(2 )
YS(3)
END IF
END IF
I
IF Parameter-E OR Parameter-7 THEN
txteea lit (10Bad data - Field breakdown) 10MV/cm
(100V)'
Y*( 1 )
Y*(2 )
YS(3)
liance met"
END IF
I
"Code -1
"Code -2
"Code -3
_
Short to substrate (Rs'20Mohms >"
V Open contact (R/20Mohms)"
> Exceeds meas capability dmv), R) 100KOhms/sq or
IF Parameter-8 OR Parameter-g THEN
!!^!lr2e "ig "I !"} rlstance not known"
vs S l!-rS2! ~ "I to substrate ( R<20Mohms >"
vi 4
I-rSn6 "5S "I 2PSn ""tact <R>20Mohms>"YS!4) Code -40 --> Exceeds meas capability dmv) or compliance met
Y*(5)-"Code -50
END IF
I
IF Perameter-1 1 THEN
YSd )-"Code -1
END IF
I
IF Parameter>-1E AND Parameter<-1 9 THEN
~\ ""? S.nort to substrate (R<20Mohms >"
v5 5 '.r2e ~l "I P-pen ""tact <R)20Mohms>"
TF P.r.S??". .'tVtuc^SS6^ na5 capability (lmV) or R>I00kohms"I Parameter-7 THEN Y*(3)="Code -3 --> Threshold ) 10V"
^.,nI^Pa^a^,|ete^",9THEN YS(3)="Code -3 --> Vbr > 100V"
END IF
--> Invalid measurement (Value not possible)"
> Tox from CAP1 or CAP2 bad"
IF Parameter>=20 THEN
YS(l)=-Code S - Short to substrate <R<20Mohms)"
0 Open contact <R)20Mohms)"
R Resistive contact (R<20Mohms)"
YS(2 )-"Code
YS(3)-"Code
END IF
Z-Parameter
PRINT Under_onS;ZS;Under off*
Flao3=0
IF ?)=2 AND Z<-4 THEN Flag3=1
IF Z6 THEN Flag3-1
IF Z=8 THEN Fleg3=1
IF Z>-12 AND ZC-14 THEN Flag3=1
IF Z>=20 AND Z<=30 THEN Fleg3=1
IF Flag3=0 THEN
FOR 1=1 TO 5
IF YS< I ><)"" THEN
PRINT TAB(5);Y$(I)
END IF
NEXT I
PRINT
END IF
NEXT Parameter
PRINT Normal spacing*
PRINT Ff*
PRINTER IS 1
RETURN
t 3t 3t 3t ][ 31 3 1 31 31 3 1 3t 3t 3t 3t 3[ 3[ 31] I 31 3 1 UU 3t 3t 3t 31 3t 3t U It K K 3t 3t 3
I
Pnnter_setups : !
Normal*=CHRS!27)t."&k0S"
ExpandedS=CHRS!27)&"&k1S"
Compressed*=CHRS< 27 )&"&k2S"
Under_onS=CHRS( 27 )&"&dD"
Under_of fS-CHRS! 27 )&"&d@"
Tight spacingS=CHR$(27)&"&18D"
NormaT spacingS-CHRS! 27 )&"&1BD"
CrlfS=C"HRS< 13)&CHRS( 10)
SeolS="*,K"
Ff$=CHR$(12)
PRINTER IS 701
Define various primting features
Print in normal mode
Print In expanded mode
Print in compressed mode
Turn on underline printing
Turn off underline printing
8 lines/inch
6 lines/inch
Carriage return,Line feed
Suppress EOL sequence
Form feed
195
15150
15160
15170
15180
15190
1520B
15210
15220
15230
15240
15250
152G0
15270
15280
15290
15300
15310
15320
15330
15340
15350
15360
15370
15380
15390
-COMB
PRINTER0lSfl1$iUnder-0ff$&Nor"al-Spaclno$il Reset prlnte
l
i
ZS="
< CAP1
ZS-ZS&"UDPW2 LW30 100 LW15 1000
ZS=ZS&"< SERP >"&C"rlfS
Headerl*=ZS
ZS-"CHIP Tox1 200 400 600
"=2J&"Rhos2 Delta linewidth
ZS=Z*&"10 15"iCrlf*
Header2S=Z*
Z*="XX:YY (ANG) < (Mv/cm2)
ZS=ZS&"(Ohms/square ) (uM)
ZS=Z*8."(0pen, Short or Resistive)
Header3*=ZS
UDPWt
>
800
5
(uM)
"&CrlfS
10 15
Rhosl
ZS="
Header4*-Z*
ZS="CHIP
Header5S=Z*
ZS="XX:YY
Header6*=ZS
ZS="
0uM)"f,CrlfS
15400 Header7S-ZS
15410 Z$="CHIP
Vbr"lCrlfS
15420 Header8S-ZS
15430 Z$="XX:YY
(U) "SCrlfS
15440 Header9$=ZS
I
CAP2 ->"&CrlfS
Tox2
(ANG)
200 400 600 800 Tox1-Tox2 "&CrlfS
(Mv/cm2) (ANG) "SCrlfS
-CONTI - <C0NT2 > CONTRES/DIODE (10uMx1
3uM 5uM 7uM 10uM 12uM 1 5uM
(Open, Short or Resistive)
Re
Ohms
Fdr
kOhms
Uth
(V)
15450
15460
15470
15480
1549B
15500
15510
15520
15530
15540
15550
155EB
15570
15580
15590
15E00
15610
15E20
15630
15B40
15E50
15660
15E70
15680
15698
15700
15710
15720
15730
15740
15750
1576B
15770
15788
15790
15800
15810
15820
15830
15840
15850
I
RETURN
I
i
!!][][ 3t 3t 3t 3t 31 3t 31 3t3t 3t 31 ][][1M[][ UKKKKK 31 3f 3t3t 3t3t 3131313
I
Printout: ! Data output printout
DISP "Printing data "
PRINTER IS 701 I
GOSUB Title I
IF Process-1 THEN PRINT ExpandedS&"PAGE 1 OF 2"
IF ProcessOl THEN PRINT ExpandedSS "PAGE 1 OF 3"
PRINT Normal*
Output is printer
Print title page
PRINT USING SeolS;CompressedS&Header1S I
PRINT USING SeolS;Header2$ I
PRINT USING SeolS;Under on*&Header3S8,Under_of f* !
Print
Print
Print
1st header
2nd header
3rd header
FOR Chip=l TO Number of die
ZS=",9A,SD,2X,2D72D,2X,2D.2D,2X,2D.2D,2X,2D.2D,"
ZS=ZS&"2X ,A ,2X .5D.2D ,2X .5D.2D ,2X ,A ,2X
Z$=ZS&"3D.'2D,4X,3D.26
ZS=ZS&"AJ4X,A.4X,A,3X
AS=UALS(Diex<Chip>>&"
A=Toxl(Chip)
B-Fcapl_200!Chip)
C=Fcapl_40B(Chip)
D=Fcapl 600(Chip)
E=FcapC80B(Chip )
F=Sheet_rhol (Chip)
G=Sheet_rho2(Chip )
H-Lw30_10B(Chip )
I-Lw15_1000!Chlp)
J*=Comb5S< Chip )
KS=Comb10S(Chip )
LS=Comb15S(Chip >
MS=Serp5*(Chip)
NS=Serp10S(Chip)
0S=Serp15S(Chip)
PRINT USING Z$;AS
,5X.A,2X,
! Printing format
"&VALS(Diey(Chip))f," 1 "
15860
"I"
,Crlf*
15870 NEXT Chip
15880 PRINT NormalS&FfS
15890
15908 IF Process=2 THEN
A.B.C.D.E,"!"
.F.G, ,H.I
I " ! " ,MS,NS,0S,
I Formfeed paper
196
15910
15920
15930
15940
15950
15960
15970
15990
15990
16000
16010
16020
16038
16040
16058
16068
16878
16B8B
16890
16100
161 10
16120
IE 130
16140
16150
16160
16178
16 188
16198
16200
16210
16220
16230
16240
16250
16260
16270
16288
16298
16300
16310
16320
16330
1E340
1E350
16360
16370
16380
16390
1E408
16410
1G420
16430
1644B
16450
16460
16478
16480
16498
16500
16510
16520
16530
16540
16550
16560
16570
16580
16598
16688
16610
16620
1G638
16E40
16650
16660
16670
16680
16E90
16700
GOSUB Title
PRINT Expanded*". "PAGE 2 OF 3"
PRINT Normal*
PRINT USING SeolSiCompressedS&Header4S I Print first header
EEtKt HUMS feol$.Header5S I Print second headerPRINT USING SeolS;Under_on$&HeaderES&Under_offS ! Print 3rd header
FOR Chip=1 TO Number_of die
!;S=."!-9Aa5D'2x.:d-zdT2><.2D.2D,2X,2D.2D,2X,2D.2D,2X,A,2X,5D,2X,A,2A"
A*-VAL*(Diex(Chip))&":"&VAL*(Diey<ChipS)&" I "
A=To*2(Chip)
B=Fcap2 200(Chip )
C-Fcap2 400(Chip >
D-Fcap2_600(Chip )
E-Fcap2_800(Chip )
F-Delta_tox(Chip )
PRINT USING Z*;AS,A,B,C,D,E."1" .CrlfS
NEXT Chip
PRINT NormalS&Ff* ! Formfeed paper
END IF
IF Process-3 THEN
GOSUB Title
PRINT ExpandedS&"PAGE 2 OF 3"
PRINT Normal*
Print title
Print page number
PRINT USING SeolSiCompressed$&Header7S I Print 1st header
PRINT USING Seol*;Header8S I Print 2nd header
PRINT USING Seol*iUnder_on*&Header9S&Under_off* i Print 3rd header
I
FOR Chip-1 TO Number_of_die
Z$-",9A,X.A,4X
ZS=ZS&"SD.2D,2X,3D.2D,2X,3D.2D,2X,A,2A"
AS-VAL*(Diex!Chip ) )&" : "&VALS! Diey! Chip )
>&" I "
B$=Cont3S(Chip )
C*=Cont5S(Chip )
DS=Cont7S!Chip )
E*=Cont10S(Chip )
FS=Cont12S(Chip )
GS=Contl5$(Chip )
H=Contres(Chip )
I-Fdr(Chip)
J-Uth(Chip )
K-Vbr(Chip)
PRINT USING ZSiAS.BS !
"
,ES ,FS,GS,
NEXT Chip
PRINT NormalS&FfS
END IF
.H.I ,J,K, .CrlfS
! Formfeed paper
PRINTER IS 1
RETURN
Output is screen
tU3f U]t]t][][3[3I3[3tK3t3t3t3l3[3t3r3t3[3t3I3t3[3I3l3t3t3t3t3[3I3
Process: i Select Process number (from Main_menu)
IF Process-1 THEN Z=2
IF Process-2 THEN Z=3
IF Process-3 THEN Z=1
Process-Z
RETURN
[ it u 3t 3t 3nnnntuuuuuuinnnnnnnnnnnnnnnnnt 31 3
Reset equip: ! Reset HP4145 and matrix
OUTPUT Hp4145;"DVl
OUTPUT Matrix;
"000"
RETURN
I
![][][][ 3IUUUU 3tU3t3t3t 3I3t3t3I3t 3t3t3tUU 31 3t3t3t3t3t 3t3t3t3t 3
i
Reset test : I
OUTPUT Prober USING
"t,K"i"H" I
LOCAL Prober !
Reset test equipment
Return prober to home position
Release computer control
197
16710
16720
16730
16740
16750
16760
16770
16780
16790
16800
16810
16820
16830
16840
16850
16860
16870
16880
16890
16900
16910
16920
16930
16940
16958
16960
16970
16980
16990
17000
17010
17020
17030
17040
17050
17060
17070
17080
17090
17100
171 10
17120
17130
17140
17150
17160
17170
17180
1-' 33
17200
172:0
17220
17230
17240
17250
17260
17270
17280
17290
17300
17310
1732B
17330
1734B
17350
17360
17370
17380
17390
17400
17410
17420
17438
17440
17450
17460
17470
17480
17490
17500
Clear screen
Select run number (from Main_menu)
(max characters-7 )" ;
GOSUB Reset equip
OUTPUT 2;ClearS; !
RETURN
I
l
jnnnnnnnnnnMMnnnt innn i uuuuun]nnnnnnnt i
i
Run: !
CONTROL 1 .10; 1
DISP "Enter run number
INPUT Run*
IF LEN(RunS)>7 THEN Run
WHILE LEN(Run$X7
Run$-RunS&" "
END WHILE
CONTROL 1 .1010
RETURN
!
i
it 3t 3t 3t3t 3t 3t3t 3 13t U 3t 3t 3t 3t 3t 3t U 3f] tit UU U U U3t3t 3t 3t 3tU ][][ 3
I
i
Select param: ! Select parameter for wafer mapping or histogramming
Flag=B
CONTROL 1 ,101 1
DISP "Enter desired parameter to map";
INPUT ZS
CONTROL 1,1010
ON ERROR GOTO Select_param
Parameter-VAL(ZS)
IF ParameterOO OR Parameter)31 THEN Select_param
IF Parameter>-20 THEN Flag-1
GOSUB Transform
OFF ERROR
RETURN
l
i
it 3t 3[]t 3t U 3t ][ 31 31 3t 3t U 3t 3t 3t 3t 3 1 3t 31 3t 3t 31 31 3t 3t 31 3t 31 31 31 31 3t3t 3
I
i
Comb5_comb10: !
Test*-"COMB5/COMB10"
GOTO Serp_comb
Comb15_serpS: '
Test*-"C0MB15/SERP5"
GOTO Serp_comb
SerpIO serp15: !
Test*-"SERP10/SERP15"
Serp_comb: !
GOSUB Display_status
GOSUB Reset_equlp
i
Ttype=1
IF Process-3 THEN Ttype 1
OUTPUT Hp4!45s"DVl ,1 ,
"
t6TypeTtype;
"
,. 1
OUTPUT Hp4145; "DV2.1 ;6TypeTtype;
"
OUTPUT Hp4145;"DV3,1
I
OUTPUT
Matrixi"330"
; "321
";"30S"
GOSUB Serp comb_test
IF
Test*="COMB5/COMB10" THEN CombSK Chip )-Serp_comb*
IF
Test*-"C0MB15/SERP5" THEN Combl5S( Chip )-Serp_combS
IF
Test*="SERP10/SERP15" THEN Serp 10S( Chip )-Serp_combS
I
OUTPUT Matrix i
"000"
I
"340"
;"31 1 T30E"
GOSUB Serp comb test
IF
Test*="C"OMB57COMB10" THEN Comb10*( Chip )-Serp_combS
IF
Test*-"C0MB15/SERP5"THEN Serp5S( Chip )-Serp_combS
IF
Test*-"SERP10/SERP15" THEN Serp15S( Chip >-Serp_combS
I
RETURN
!
lt3t3t3t3[3I3I3I3tUU]t3I3t3t3IU3t3t3I3tU3I3[3tU3t3I3t3t3t3t3tU3
Serpentine/Comb test algorithm
Serp comb test:
WAIT .05
CALL Meast
"TI3"
.Leakage ,5)
Serp/Comb measurment
198
17510
17520
17530
17540
17550
17560
17570
17580
17590
17680
17610
17620
17630
17648
17E58
17BE8
17E78
17E88
17698
17708
17710
17720
17730
17740
17750
17760
17778
17780
17790
17800
17810
17820
17830
17840
17850
17860
17870
17S80
17898
17900
17910
17920
17930
17940
17950
17560
17970
17980
17990
18000
18010
18820
16030
18040
18050
18060
18870
18080
18090
18100
181 10
18120
18130
18140
18150
18160
18170
18180
18190
18200
18210
18220
18230
18240
18250
18260
18270
18280
18290
18300
.-- -. jge+1 .E-151)
IF R,2.0E+7 THEN
Serp comb*-"S"
RETURN
END IF
OUTPUT Hp414Si"DV2.
WAIT .05
CALL Meast "TH"
.Leakage, 5)
R-ABS(5/(Leakage+l .E-T5 5 )
IF R)2.0E+7 THEN Serp comb*-"0"
IF R<=2.0E+7 THEN Serp comb*-"R"
OUTPUT Hp4l45i"DV2,1 , "T6*Type*Ttype;
RETURN
.1 ,";TypeTtypei
"
,
100E-3"
nnnnnntuuuuuuu uuinnnt snnntuu 3t 3t 3t uinnt 3t3
Format Index(a,b,c) -=) a - process number (1,2,3)
b - test number
c 1 or 2 --) x or y direction
I Intra-die stepping coordinatesStep_pat table:FOR 1=1 TO 3
Inde
Inde*
Inde*
Index
Index
Index
Index
Inde*
Index
Index
Inde*
Inde*
Index
Inde*
NEXT I
Inde*
Inde*
Index
Index
Inde*
Index
Inde*
Index
RETURN
I
1:2
1,3
1.3
1,4
1.4
I ,5
1,5
I .5
1.6
2,9.
2,9,
3,9.
3,9,
3,10
3,18
3,11
3.11
1 1-0
2)- 105
1 )35
2)-0
1 )-105
2)-0
1 )35
2)-0
1 )375
2)-68
1 )=0
2)=1 14
1 )=0
2J-95
1 1-180
2)382
1 )-27l
2>278
,1
)35
,2)=0
,1 )35
,2)=0
t 3t 3t 3t 3t 3t 31 3t 3t 3t 3t 3t 31 3t 3t 31 3t 3t 3t ]IU 3t 3t 3t It It It U ]tlt 3I3I3I 313
Store_data: ! Store data on floppy disk currently in memory
Store_or load*="ST0RE"
CONTROL T,10;1
DISP "Store data routine Enter (Y/N) to continue"!
INPUT ZS
CONTROL 1 ,1010
IF ZSO"Y" THEN RETURN
IF LEN(Run*X)7 THEN GOSUB Run
IF LEN! Wafer* )<>2 THEN GOSUB Wafer
DISP "Storing data on disk.
ON ERROR 60T0 Disk_error
l
File$=Run*&" "&WaferS
CREATE BDAT Fi leS&" : ,700 , 1
" 50
ASSIGN SPath 1 TO Fi
leS&"
: ,700 , 1
"
OUTPUT SPath~1 USING "7A ,2A iRunS .Wafer*.Date*.Process
OUTPUT SPath 1 ;Tox 1 < (.Fcapl 200< * ) ,Fcap1_400<? ) ,Fcapt_600!>
OUTPUT SPath ItFcapl 800! > .Sheet rhol ( ),Sheet_rho2< ) Lwl 5_1000< )
OUTPUT SPathll ;Lu30 T00( ).Comb5sT* ),Comb10S(* ) ),Serp5S(* )
OUTPUT SPath 1 iSerpTOS! ) .Serpl 5S( )
IF Process=2~THEN
OUTPUT @Path_1 ;Tox2(* ),Delta tox( * ) ,Fcap2_200<) ,Fcap2_400()
OUTPUT 6Path_1 ;Fcap2_600< ) ,Fcap2_800(* )
.ENDIF
0UTPUT56Path 1 ;Contres( > ,Vth< ) ,Fdr( * ) ,Vbr( > ,Cont3$() ContSK )
OUTPUT SPathJj iCont7S(* ),Cont10*(* ),Contl2K* ).Contl5S( )
END IF
199
18310
18320
18330
16340
18350
18360
18370
183B0
18398
18400
184 IB
18420
18430
1B440
18450
18460
18470
18488
18490
1850B
18510
18520
1 8530
18540
18550
t856C
18578
18580
18598
18608
18610
18B20
18630
18E48
18658
18BE8
18678
18580
18690
18700
18710
18720
18730
18740
18750
18760
18770
1878C
18798
18800
18810
18828
I883C
18840
18B5C
18860
18870
18880
18890
18900
16910
18920
18930
18940
18950
189G0
18970
18980
18990
19000
19010
19020
19030
19040
19858
190G0
19070
19080
19090
19100
nnTPNT Ia4t;-!!Tst^tl,,'e'Us1fer4):p?LTYPe,Cap_r6noe,Vdp^l_currentRHtdHt Pstt|_ tVdpw2 current ,Lw30_100_curr,Lwl5_100B curr .Contres currOUTPUT SPath liDefect density - _ . _
ASSIGN 6Path~1 TO *
~
I
Store error: I
off Error
RETURN
tint uuuuuuuuinnnnnnruuuuuuuuuuuuinnnn
Test wafer: Test structure program flow
IF Test-
IF Test=4
IF Test-5
IF Test-1 THEN GOSUB Cap1
IF Test-2 THEN GOSUB Vdpwl
~
THEN GOSUB Vdpw2
THEN GOSUB Lw3B_100
THEN GOSUB Lwl5 1008
IF Test-6 THEN GOSUB Comb5"_comb 10
IF Test=7 THEN GOSUB Comb15 serp5
IF Test-8 THEN GOSUB Serpl 0_serp 15
IF Process=2 AND Test-9 THEN GOSUB Cap2
IF Process=3 THEN
IF Test-9 THEN GOSUB Cont 1
IF Test-10 THEN GOSUB Cont2
IF Test-1 1 THEN GOSUB Contres
END IF
I
RETURN
t 3t U ]t U U U 3t 3t 3t 3t 31 3t 3t 3t 3t 3t 3t 31 U 3t 3t 3t 3t 3t 3t 31 3t 3t 3t 3t 3t 3t 3t 3
Title:
PRINT Expanded*;
PRINT "DATE
PRINT "RUN
PRINT "WAFER
PRINT "PROCESS
PRINT Normal*;
RETURN
Print title
"
;DateS
"
i Run*
"
;Waf erS
"
iProcess
Transform: ! Th
MAT Value- (0
MAT ValueS= (
IF Parameter-
IF Parameter-
IF Parameter
IF Parameter
IF Parameter-!
IF Parameter-!
IF Parameter
IF Parameter
IF Parameter
IF Process-2
IF Paramet
IF Paramet
IF Paramet
IF Paramet
IF Paramet
IF Paramet
END IF
IF Process-3
IF Paramet
IF Paramet
IF Paramet
IF Paramet
END IF
IF Parameter
IF Parameter
IF Parameter
is subroutine maps parameter into Value() or ValueS()
>
1 THEN MAT Value= To*!
2 THEN MAT Value- Fcapl
3 THEN MAT Value
"
4 THEN MAT Value
5 THEN MAT Value
6 THEN MAT Ualue
7 THEN MAT Ualue
8 THEN MAT Ualue
9 THEN MAT Value
THEN
er-10 THEN MAT Value'
er-1 1 THEN MAT Value
er=12 THEN MAT Value
er-1 3 THEN MAT Value
er-1 4 THEN MAT Value
er-15 THEN MAT Value
_
00
Fcap1_4B0
Fcapl
Fcapl
Sheet_rho1
Sheet_rho2
Lw15_1000
Lw3fl_100
Tox2
Delta_to*
Fcap2_200
Fcap2_4BB
Fcap2_600
Fcap2_800
THEN
er=16 THEN MAT Value= Contres
er=17 THEN MAT Value= Vth
er-18 THEN MAT Value- Fdr
er-1 9 THEN MAT Value- Vbr
20 THEN MAT Values- CombSS
2! THEN MAT Values- ComblBI
22 THEN MAT ValueS- Comb15S
200
191 10
19120
19130
19140
19150
19160
19170
19180
19190
19200
19210
19220
19230
19248
19258
I92E0
1 9278
1928B
19298
19300
19310
1932B
1933B
19340
19350
I93G0
19378
193B0
1939B
19400
19410
19420
19430
19440
19450
1946B
19470
1948B
19498
1 9500
19510
19520
19530
19540
19550
19568
19578
19588
19598
19608
19610
19E20
19E3B
19E40
19E5B
19EEB
19S70
19E80
19E90
19700
19710
19720
19730
19740
19750
19760
19770
19780
19790
19B00
19810
19820
19830
19840
19850
19860
19870
19880
19890
19900
IF Parameter-;3 THEN MAT Value*
IF Parameter-24 THEN MAT ValueS
IF Parameter-25 THEN MAT ValueS
IF Process-3 THEN
Parameter-26 THEN MAT ValueS-
Perameter-27 THEN MAT ValueS-
Parameter=28 THEN MAT ValueS-
Parameter-29 THEN MAT Value*-
Parameter-30 THEN MAT ValueS-
Paremeter-31 THEN MAT Value*-
SerpSS
Serp 10$
SerpISS
Cont3S
ContSS
Cont7S
ContlOS
Cont12$
ContlSS
IF
IF
IF
IF
IF
IF
END IF
RETURN
l
I
[t U3t U UUUU UUU U3t3t U]t3I3[U3t3[][3I3[][3t][3t3t 31 3I3[3Nt3
i
Type: I
IF Wafer ty
type (from main_menu)Select wafer
THEN
Wafer_type$-"P"
Type 1
ELSE
Wafer_typeS="N"
Type=1
END IF
RETURN
t 3t 3t ]t U ][][][ U][ ]I3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 3[ 3t 3t 3t 3t 3t ][][ U]
Userl: !
OUTPUT 2;SystemS;UserS;
Menu_pageS="MAIN"
RETURN
Select softkeys 1-8
[ It 31 U ][ ][ U ][ ][][ 31 3t Jt 31 3t 3t 31 3t 3t 3t 3I3I3I 3t 3t 31 3t 3t U3t 31 31 3t U ]
User2: !
OUTPUT 2;SystemS;UserS;User1S;
Menu_page$= "PARAMETERS "
RETURN
Select softkeys 9-1E
van der Pauw test algorithm
-Current
int u uu u 3t u uu u 3t uu uu u u u u u u u u u u 3t uu ir u mm ]
!
i
Vdpwl: !
TestS="VDPU1 "
Current =Vdpwl_current
GOTO Vdpw
Vdpw2: i
Test*="VDPW2"
Current=Vdpw2 current
Vdpw: i
IF Process-3 THEN Current-
GOSUB Display_status
GOSUB Pretest I
-,,.,- . .,., .
IF Resistance-1 THEN ' Fail if Sub resistances 1 9Mohms
IF
Test*-"VDPW1" THEN Sheet_rho1 ( Chip) 1
IF
TestS="VDPW2" THEN Sheet_rho2( Chip) 1
RETURN
END IF
GOSUB Pretest2
IF Resistance-1 THEN
IF TestS="VDPW1
" THEN Sheet_rho1 ( Chip> 2
IF
TestS="VDPW2" THEN Sheet_rho2( Chip)2
RETURN
END IF
GOSUB Reset equip
OUTPUT
Matrix;"3l0"
! "321 "; "336";
"347" "302
OUTPUT Hp4145;"DI1 ,0,"lCurrent*Type;.10
IF Process-3 THEN OUfPUT Hp41 45; "DV2 1 ,
"
t-Type
IF Process03 THEN OUTPUT Hp41 45; "DV2 . 1 . ;Type
OUTPUT Hp4145; "DI3.1
OUTPUT Hp4145; "DI4.1
! SMUl current ,10Ucomp
"
" J0BE-3"
l SMU3 - voltmeter
! SMU4 - voltmeter
201
19910
19920
19930
19940
19950
199E0
19970
19980
19990
28888
20010
20020
20030
20040
20050
20BE0
2007B
20080
20090
20100
201 10
20120
20130
20140
20150
201EB
20170
201B0
20190
20200
20210
20220
20230
20240
20250
20260
2B270
20280
20298
283BB
20310
20320
20330
20340
20350
203G0
2037B
283B8
28398
2B4B0
28410
20420
20430
20440
20450
20460
20470
20480
20490
20500
20510
20520
20530
20540
20550
20560
20570
20580
20590
20600
20610
20620
20S30
20640
20650
20EE0
20670
20E80
20690
20700
Tests-" VDPWf "'"THEN Sheet_rho1 ( Chip >-ZTestS-"VDPW2" THEN Sheet rho2(Chip)-Z
OUTPUT Hp4145;"DS1 i US1-0V
WAIT .05
b "
CALL Measf "TV3"
.Voltagei 5)
CALL Meas! "TV4"
,Voltage2 5)
CALL Meas! "TV1 " .Vcomp .3)
Delta_v-ABS(Voltage2-Voltaoel )
R-ABS(Delta v/Current )
Z-PR0UND(4.5"*R -2)
IF
"
IF lest -" Z
IF Delta_v<.00l OR Z>1.00E+5 OR ABS! Vcomp )>9. 9 THENIF TestS-"VDPW1" THEN Sheet rhol(Chip)-
"
IF TestS="VDPW2" THEN Sheet_rho2( Chip )
RETURN
t3t 3t 3I3t3t 3t3t3t 3t3t 3t 3t 3t 3t 3t 31 ][ 3t 3t 31 3t 3t 3[3t3t3t3t3t ][3I][3t]t]
Vdpw! current: I Select default vdpw forcing current (from Main menu)
CONTROL 1 ,10; 1
ZS-"Enter forcing current (in Amps) for VDPW1 test structure"
DISP ZS&" (me*-l00mA,min=10nA)";
INPUT Vdpw!_current
IF Vdpwl current<! .0E-8 OR Vdpwl current). 1 THEN Vdpwl current
CONTROL T,10;0
RETURN
t 3t 3t U 3t 3t 3t 3t 3t U 3t 31 3t 3t 3t 3t3t 3t3t 3t 3t 3t U 3t3t 3t3t 3tU 3t 3t 3t 3t 3t 3
Vdpw2 current:! Select defaqult forcing current (from Main_menu)
CONTROL 1 ,10; 1
Z$-"Enter forcing current (Amps) for VDPW2 test
structure"
DISP ZS&" <ma*-!00mA ,min-10nA>" ;
INPUT Vdpw2_current
IF Vdpu2 current<1 .0E-8 OR Vdpw2_current> . 1 THEN Vdpw2_current
CONTROL T,10;0
RETURN
t 3t 3t 3tU U U 3t 3t U U 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t 3t ]t U 3t 3t 3t 3t 3t 31 ][][ U 3t 3
Wafer: I Select wafer number ID (from Main_menu)
CONTROL 1 ,10; 1
DISP "Enter wafer number ( format-nn
)"
;
INPUT Wafers
IF LEN(Wafer$)<>2 THEN Wafer
CONTROL 1 ,10;0
RETURN
t3I3I3t3t3I3[3I3I3[3t3I3t3[3t3t3t3t3I3[3[3t3[3t3I3tU]t][]t3t3t3t3t3
Zero_varlables: I Intialize parameters
MAT Fcap1_200= (0)
MAT Fcap1_400- (0)
MAT Fcap1_600- (0)
- -"-
(0)
(0)
(0)
(0)
(0)
(0)
(0)
MAT Sheet rho2- (0)
MAT Lw15 1000- (0)
MAT Lw30~j00= (0)
MAT To*1- (0)
MAT Tox2- (0)
MAT Comb15S=
C" )
MAT ComblOS- <
"" )
MAT Comb5S- <
"" )
MAT Serp 15*- <"">
MAT SerplOS-
("" )
MAT Fcap1_800"
MAT Fcap2_200=
MAT Fcap2 400"
MAT Fcap2 600-
MAT Fcap2_800-
MAT Delta_tox=
MAT Sheet_rhol-
202
20710
20720
20730
20740
20750
20760
20770
20780
20790
20800
20810
20820
20830
20840
2085B
208EB
20870
20880
20890
209B0
20910
20920
20930
20940
20950
20960
20970
20980
20990
21000
21010
MAT Serp5S- ( "
MAT Cont3S- ( "
MAT ContSS- ( "
MAT Cont7- (
MAT ContlOS- (
MAT Cont12S- (
MAT ContlSS- (
MAT Contres- (0)
MAT Fdr- (0)
MAT Vbr- (0)
MAT Vth- (0)
MAT N- (0)
MAT Avg- (0)
MAT Std- (0)
MAT Error- (0)
RETURN
I
I
END
I
l
SUB Meest Channel* ,Avg_value .Number )
Hp414E=717
Value-0
FOR 1-1 TO Number
OUTPUT Hp4145;ChannelS
ENTER Hp4145;Z
Value-Value+Z
NEXT I
Avg value-Value/Number
SUBEND
measure channel and average
203
